# Godson 3A1000 Processor User Manual

# volume One

 $\label{eq:condition} \mbox{Multi-core processor architecture, register description and system software programming guide} \\ \mbox{V1.15}$ 

2015 Nian 09 Yue

Loongson Zhongke Technology Co., Ltd.

1

## Copyright Notice

The copyright of this document belongs to Loongson Zhongke Technology Co., Ltd. and reserves all rights. Without written permission, any company and individual No one may publicize, reprint or otherwise distribute any part of this document to third parties. Otherwise, the law will be investigated Legal responsibility.

#### Disclaimer

This document only provides periodic information, and the content can be updated at any time according to the actual situation of the product without notice. Ruin The company does not assume any responsibility for direct or indirect losses caused by improper use of documents.

## Loongson Zhongke Technology Co., Ltd.

Loongson Technology Corporation Limited

Address: Building 2, Longxin Industrial Park, Zhongguancun Environmental Protection Technology Demonstration Park, Haidian District, Beijing Building No. 2, Loongson Industrial Park,

Zhongguancun Environmental Protection Park, Haidian District, Beijing

Telephone (Tel): 010-62546668

Fax: 010-62600826

# Page 3

## Reading guide

"Godson 3A1000 Processor User Manual" is divided into the first and second volumes.

"Loongson 3A1000 Processor User Manual" is divided into two parts, the first part (Chapter 1 ~ Chapter 10) introduces Loongson

3A1000 multi-core processor architecture and register description, on chip system architecture, function and configuration of main modules, registers

Lists and bit fields are explained in detail; the second part (Chapter 11 ~ Chapter 16) is the system software programming guide

Special presentations on common problems in the operating system development process.

The second volume of the "Loongson 3A1000 Processor User Manual" introduces in detail the adoption of Loongson 3A1000 from the perspective of system software developers

GS464 high-performance processor core.

# Page 4

# revise history

Document name: Godson 3A1000 Processor User Manual

Document update record --volume One

version number V1.15

founder: R & D Center

Creation Date: 2015-09-11

# Update history

Serial numberdated		version nur	nber update content
1	2009-10-30	V1.0	Increase the definition of DDR related parameters; modify the base address of UART and SPI
2	2009-11-13	V1.1	Add definition of PCI_CONFIG to configuration pins
3	2010-06-25	V1.2	Add the second part of the manual, including the configuration and use of interrupts, serial port configuration and Use, EJTAG debugging instructions, address window configuration conversion, system memory space  Distributed design and memory allocation of X system
4	2010-06-29	V1.3	Revised Chapter 1 Overview, Chapter 2 Address Distribution
5	2010-07-20	V1.4	Corrected some text errors in the HT configuration register
6	2010-07-28	V1.5	Added Chip Config and Chip Sample register definitions in Section 10.5
7	2010-12-17	V1.6	Revise the definition of DDR related parameters

8 2011-11-24 V1.7 Edit cover
9 2012-02-14 V1.8 Increase CLKSEL setting limit
10 2012-02-23 V1.9 Add DDR configuration register interrupt vector description
2012-04-25 V1.10 Add detailed description of chip configuration register
11 Add detailed description of HT diagnostic register
2012-08-23 V1.11 revised DDR parameter definition
12 Add the definition of HT register supported by LS3A1000E

 $13\ 2012\text{-}10\text{-}30\ V1.12$  Added matrix handling register supported by LS3A1000E

2014-04-02 V1.13 According to the chip naming rules, Loongson 3A processor was renamed Loongson 3A1000

Organizer

15 2014-07-24 V1.14 Add industrial-grade chip content

16 2015-09-11 V1.15 Revise the description of GPIO configuration register

Page 5

Godson 3A1000 processor user manual directory

Manual feedback: service@loongson.cn

# Page 6

## Godson 3A1000 processor user manual directory

# table of Contents

Godson 3A1000 Processor User Manual	<u>I</u>
first part 1	
Multi-core processor architecture, register description	1
1 Overview	<u> 2</u>
1.1 Introduction to Loongson series processors	<u> </u>
1.2 Introduction to Godson 3A1000	3
1.3 Description of Loongson 3A1000 Commercial and Industrial Chips	5
2 System Configuration and Control	<u>6</u>
2.1 Chip working mode	<u> 6</u>
2.2 Description of control pins	<u> 6</u>
2.3 Cache consistency	<u>8</u>
2.4 Physical address space distribution at the node level of the system	<u>8</u>
2.5 Address Routing Distribution and Configuration	10
2.6 Chip Configuration and Sampling Register	<u>16</u>
3 GS464 processor core	<u> 19</u>
4 Secondary Cache	twenty one
5 Matrix processing accelerator	twenty three
6 Interruption and communication between processor cores	26
71/O interrupt	28
8 DDR2 / 3 SDRAM controller configuration	31
8.1 Overview of DDR2 / 3 SDRAM controller functions	31
8.2 DDR2 / 3 SDRAM read operation protocol	31
8.3 DDR2 / 3 SDRAM write operation protocol	32
8.4 DDR2 / 3 SDRAM parameter configuration format	32
9 HyperTransport Controller 7	<u>6</u>
9.1 HyperTransport hardware setup and initialization	<u>76</u>
9.2 HyperTransport protocol support	<u>78</u>
9.3 HyperTransport interrupt support	<u>. 79</u>
9.4 HyperTransport Address Window 8	<u>80</u>

Page 7

I

9.4.1 HyperTransport space	<u>80</u>	
9.4.2 Internal window configuration of HyperTransport controller		80
9.5 Configuration Register		81
<u>9.5.1 Bridge Control</u> <u>83</u>		
9.5.2 Capability Registers 83		
9.5.3 User-defined register	<u> 85</u>	
9.5.4 Receive Diagnostic Register	86	
9.5.5 Interrupt routing mode selection register (LS3A1000E and above)	87	
9.5.6 Receive buffer initial register (LS3A1000E and above)	87	
9.5.7 Receive Address Window Configuration Register		87
9.5.8 Interrupt Vector Register	89	
9.5.9 Interrupt enable register	91	
9.5.10 Interrupt Discovery & Configuration		
9.5.11 POST address window configuration register		93
9.5.12 Prefetch address window configuration register		94
9.5.13 UNCACHE address window configuration register		<u> 95</u>
9.5.14 HyperTransport bus configuration space access method		9 <u>6</u>
9.6 HyperTransport multiprocessor support	96	
10 Low speed IO controller configuration		99
10.1 PCI / PCI-X controller	99	
10.2 LPC Controller	103	
10.3 UART Controller	105	
10.3.1 Data Register (DAT)	<u>. 105</u>	
10.3.2 Interrupt Enable Register (IER)	105	
10.3.3 Interrupt Identification Register (IIR)		<u>105</u>
10.3.4 FIFO Control Register (FCR)	106	
10.3.5 Line Control Register (LCR)	107	
10.3.6 MODEM Control Register (MCR)	10	<u>18</u>
10.3.7 Line Status Register (LSR)	108	
10.3.8 MODEM Status Register (MSR)		
10.3.9 Frequency Division Latch	110	

II

# Page 8

# Godson 3A1000 processor user manual directory

10.4 SPI controller 11	<u>0</u>
10.4.1 Control Register (SPCR) 111	
10.4.2 Status Register (SPSR) 111	
10.4.3 Data Register (TxFIFO) 112	
10.4.4 External register (SPER) 112	
10.5 IO controller configuration	113
the second part	
System Software Programming Guide	118
11 Interrupt configuration and use	119

11.1 Interrupted flow	<u> 119</u>
11.2 Interrupt routing and interrupt enable	119
11.2.1 Interrupt routing 1	120
11.2.2 Interrupt enable	122
11.3 Interruption of distribution	123
12 Serial Port Configuration and Use	125
12.1 Optional serial port 12	<u>25</u>
12.2 Serial configuration of PMON	125
12.3 Serial Port Configuration of Linux Kernel	<u>126</u>
13 EJTAG debugging	128
13.1 Introduction to EJTAG	128
13.2 Use of EJTAG tools	. 129
13.2.1 Environmental preparation	129
13.2.2 PC Sampling	129
13.2.3 Read and write memory	129
13.2.4 Implementation instructions	129
13.2.5 Online GDB debugging	133
14 Address window configuration conversion	134
14.1 How to configure the address window of the first and second level crossbar	
14.2 Address window of primary crossbar	134
14.3 Timing of configuring the address window of the first-level crossbar	136
14.4 Address window of secondary crossbar switch	136

III

# Page 9

## Godson 3A1000 processor user manual directory

14.5 Special treatment for address window configuration	<u> 137</u>	
14.6 HyperTransport Address Window	138	
14.6.1 External access window of processor core	138	
14.6.2 DMA access address window of external device to processor chip memory	139	
14.6.3 Low-speed device address window	140	
14.7 Example Analysis of Address Space Configuration	140	
14.7.1 Example 1 of primary crossbar	141	
14.7.2 Example 1 of the first-level crossbar	142	
14.7.3 Example of a two-level crossbar 1	143	
14.7.4 Example 2 of a two-level crossbar	144	
15 System memory space distribution design	146	
15.1 System memory space	146	
15.2 Mapping relationship between system memory space and peripheral DMA space		149
15.3 Other mapping methods of system memory space	150	
16 X system memory allocation	151	

IV

# Page 10

## Loongson 3A1000 processor user manual map directory

# Figure catalog

Figure 1-1 Loongson No. 3 system structure	<u>2</u>	
Figure 1-2 Loongson No. 3 node structure	_3	
Figure 1-3 Godson 3A1000 chip structure4		
Figure 3-1 GS464 structure diagram 20		
Figure 7-1 Loongson 3A1000 processor interrupt routing diagram	28	
Figure 8-1 DDR2 SDRAM row and column address and CPU physical address conversion		31
Figure 8-2 DDR2 SDRAM read operation protocol	32	
Figure 8-3 DDR2 SDRAM write operation protocol	32	
Figure 9-1 HT protocol configuration access in Loongson No. 3	96	
Figure 9-2 Four-piece Loongson No. 3 interconnection structure		<u> 97</u>
Figure 9-3 Two-chip Loongson No. 3 8-bit interconnection structure		<u>97</u>
Figure 9-4 Two-chip Loongson No. 3 16-bit interconnection structure		<u> 98</u>
Figure 10-1 Configure the read and write bus address generation	<u></u>	103
Figure 11-1 3A-690e Interruption Flow Chart		
Figure 11-2 Schematic diagram of Loongson 3A1000 processor interrupt routing		120
Figure 13-1 EJTAG debugging system		
Figure 16-1 The graphics card processing image display process		151

V

# Page 11

## Godson 3A1000 processor user manual table entry

# Table directory

Table 2-1 Control pin description6		
Table 2-2 Node-level system global address distribution	8	
Table 2-3 Address distribution in nodes	<u> 9</u>	
Table 2-4 Address distribution in nodes	<u>9</u>	
Table 2-5 First-level crossbar address window register table	10	
Table 2-6 Correspondence between the labels and the modules at level 2 XBAR	<u></u>	13
Table 2-7 The space access attributes corresponding to the MMAP field		13
Table 2-8 Secondary XBAR address window conversion register table	<u></u>	14
Table 2-9 Secondary XBAR default address configuration		<u> 16</u>
Table 2-10 Chip Configuration Register (Physical Address 0x1fe00180)	16	
Table 2-11 Chip sampling register (physical address 0x1fe00190)	<u> 17</u>	
Table 4-1 Secondary Cache Lock Window Register Configuration		twenty two
Table 5-1 Matrix processing programming interface description	<u></u>	twenty three
Table 5-2 Matrix processing register address description	t	wenty three
Table 5-3 Explanation of the trans_ctrl register	twenty four	
Table 5-4 Explanations of the trans_status registers	25	
Table 6-1 Inter-processor interrupt related registers and their function descriptions		<u>26</u>
Table 6-2 Interrupt and communication register list of processor core 0	26	
Table 6-3 List of Internuclear Interrupts and Communication Registers of No. 1 Processor Core		26
Table 6-4 List of Internuclear Interrupts and Communication Registers of No. 2 Processor Core		27
Table 6-5 List of Internuclear Interrupts and Communication Registers of Processor Core 3	<u></u>	27
Table 7-1 Interrupt Control Register	<u>. 29</u>	
Table 7-2 IO Control Register Address 29		
Table 7-3 Description of Interrupt Routing Register	29	
Table 7-4 Interrupt Routing Register Address 30		
Table 8-1 DDR2 SDRAM Configuration Parameter Register Format		33
<u>Table 9-1 HyperTransport bus related pin signals</u> 76		
Table 9-2 Commands that the HyperTransport receiver can receive	7	<u>78</u>
Table 9-3 Commands to be sent out in two modes		

VI

## Godson 3A1000 processor user manual table entry

<u>Table 9-4 Addresses of the default 4 HyperTransport address windows</u>	<u> 80</u>	
Table 9-5 Address window distribution of HyperTransport interface of Loongson No. 3 pr	ocessor	80
Table 9-6 Address window provided in the HyperTransport interface of Loongson No. 3 p	rocessor	81
Table 9-7 All software visible registers in this module	82	
Table 10-1 PCIX Controller Configuration Header	99	
Table 10-2 PCI Control Register 10	<u>0</u>	
Table 10-3 PCI / PCIX bus request and response line allocation	103	
Table 10-4 LPC Controller Address Space Distribution	103	
Table 10-5 Meaning of LPC Configuration Register	104	
Table 10-6 IO Control Register	<u>. 113</u>	
Table 10-7 Detailed description of registers	114	
Table 11-1 Description of Interrupt Routing Register	120	
Table 11-2 Interrupt Routing Register Address	<u> 121</u>	
Table 11-3 Interrupt control bit connection and attribute configuration	1	<u>22</u>

VII

Page 13

# first part

Multi-core processor architecture, register description

1

Page 14

Godson 3A1000 Processor User Manual Part 1

## 1 Overview

## 1.1 Introduction to Loongson series processors

Loongson processor mainly includes three series. Loongson No. 1 processor and its IP series are mainly for embedded applications.

Core 2 superscalar processor and its IP series are mainly for desktop applications, and Godson 3 multi-core processor series is mainly for service

Server and high-performance machine applications. According to the needs of the application, some of Loongson 2 can also face some high-end embedded

Yes, some low-end Loongson 3 can also be used for some desktop applications. The above three series will be developed in parallel.

Loongson No. 3 multi-core series processor is based on a scalable multi-core interconnect architecture design, integrating multiple high-end on a single chip

Performance processor core and a large number of level 2 caches, and also realize the interconnection of multiple chips through high-speed I / O interface to form a larger

Modular system.

The scalable interconnection structure adopted by Loongson 3 is as follows Picture 1-1. As shown. Both the on-chip and multi-chip systems of Godson No. 3 adopt two Dimension mesh interconnection structure, where each node is composed of 8 \* 8 crossbars, each crossbar is connected to four processor cores

 $And four secondary \ caches, and \ interconnect \ with \ other \ nodes \ in \ the \ four \ directions \ of \ east \ (E) \ south \ (N) \ west \ (W) \ north \ (N). \ therefore,$ 

2 \* 2 meshes can be connected to 16 processor cores, and 4 \* 4 meshes can be connected to 64 processor cores.



Loongson No. 3 node and two-dimensional interconnection structure, (a) node structure, (b) 2 \* 2 mesh network connected to 16 processors, (c) The 4 \* 4 mesh network connects 64 processors.

Figure 1-1 Loongson No. 3 system structure

The structure of Loongson No. 3 node is shown in Figure 1-2 below. Each node has two levels of AXI crossbars connected to the processor and two levels

 $Cache, memory\ controller\ and\ IO\ controller.\ Among\ them, the\ first\ level\ AXI\ crossbar\ switch\ (called\ X1\ Switch,\ referred\ to\ as\ X1)$ 

Connect the processor and secondary cache. The second-level crossbar switch (called X2 Switch, referred to as X2 for short) connects the second-level cache and Memory controller.

2

#### Page 15

#### Godson 3A1000 Processor User Manual Part 1




Figure 1-2 Loongson No. 3 node structure

In each node, up to 8 \* 8 X1 crossbars are connected to four GS464 processor cores through four Master ports

(P0, P1, P2, P3 in the figure), connect four interleave secondary caches that are addressed by four slave ports

Block (S0, S1, S2, S3 in the figure), connected to the four directions of east, south, west and north through four pairs of Master / Slave

Other nodes or IO nodes (EM / ES, SM / SS, WM / WS, NM / NS in the figure).

The X2 crossbar is connected to four secondary caches through four Master ports, and one is connected to at least one Slave port

Memory controller, at least one Slave port connected to a crossbar configuration module (Xconf) is used to configure this node

The X1 and X2 address windows, etc. You can also connect more memory controllers and IO ports as needed.

The interconnection system of Loongson 3 only defines the upper layer protocol, and will not make specific provisions on the implementation of the transmission protocol,

Therefore, the interconnection between the nodes can be implemented using an on-chip network, or multiple chips can be implemented through the I/O control link and the original control

Interconnection. In a 4-node 16-core system as an example, it can be composed of 4 4-core chips or 2 8

Core chip, or based on a single chip 4 node 16 core chip. Since the physical implementation of the interconnected system is transparent to the software,

The above three configurations of the system can run the same operating system.

Loongson 3A1000 is the first product in Loongson No. 3 multi-core processor series. It is a single-node 4-core configuration.

The processor is manufactured with 65nm process and the highest working frequency is 1GHz. The main technical characteristics are as follows:

- Four 64-bit super-scalar GS464 high-performance processor cores are integrated on-chip;
- On-chip integrated 4 MB split shared secondary cache (composed of 4 individual modules, each with a capacity of 1MB);
- Maintain the cache consistency of multi-core and I / O DMA access through the directory protocol;

3

#### Page 16

#### Godson 3A1000 Processor User Manual Part 1

- Two 64-bit 400MHz DDR2 / 3 controllers are integrated on-chip;
- Two 16-bit 800MHz HyperTransport controllers are integrated on-chip;
- Each 16-bit HT port is split into two 8-way HT ports for use.
- On-chip integrated 32-bit 100MHz PCIX / 66MHz PCI;
- Integrate 1 LPC, 2 UART, 1 SPI, 16 GPIO interfaces on-chip;

The overall architecture of Loongson 3A1000 chip is based on two-level interconnection. The structure is shown in Figure 1-3 below.




Figure 1-3 Godson 3A1000 chip structure

The first level interconnection uses a 6x6 crossbar switch, which is used to connect four CPUs (as the main device) and four second level caches

Module (as a slave), and two IO ports (each port uses a Master and a Slave). First class

Each IO port connected to the interconnect switch is connected to a 16-bit HT controller, and each 16-bit HT port can also be used as

Two 8-bit HT ports are used. The HT controller is connected to the primary interconnection switch via a DMA controller. The DMA controller

Responsible for DMA DMA control and responsible for maintaining consistency between slices. The DMA controller of Godson 3 can also be realized through configuration

Prefetch and matrix transposition or relocation.

The second level interconnection uses a 5x4 crossbar switch, connecting 4 second level cache modules (as the main device), two DDR2

Memory controller, low-speed high-speed I / O (including PCI, LPC, SPI, etc.) and the control register module inside the chip.

The above two-level interconnect switches all use separate data channels for reading and writing. The width of the data channel is 128 bits.

The processor core has the same frequency to provide high-speed on-chip data transmission.

Based on Loongson No. 3 scalable interconnection architecture, 4 quad-core Loongson 3A1000 can be connected through HT port to form 4 chips 16-core SMP structure.

4

## Godson **3A1000** Processor User Manual Part 1

## 1.3 Description of Loongson 3A1000 Commercial and Industrial Chips

Loongson 3A1000 chips are available in both industrial and commercial grades. Their main features are as follows:

Configuration	Commercial grade	Industrial grade
Operating temperature	$0~^{\circ}\text{C}\sim70~^{\circ}\text{C}$	-40 °C ∼ 85 °C
Whether to filter	_	$\checkmark$
Whether the quality consistency	$\checkmark$	
Quality consistency test standard	GB 4937-1995	

The Loongson 3A chip, like most semiconductor devices, has a failure rate that conforms to the bathtub curve model. Loongson 3A industrial grade chip

In order to ensure longer-term, stable, and reliable operation, and to be able to adapt to more demanding environmental temperature requirements, the chip

Reliability screening was conducted to eliminate early failure chips. This reliability screening is a 100% test, passed the screening

To meet the requirements of industrial grade chips

The main contents of the Godson 3A screening test are as follows:

Filter items	Methods and conditions (Summary)	Claim		
1. Visual inspection	The logo is clear, no contamination, no solder ball oxidation, and @@@chip is intact			
2. Stability baking	125 °C, 24h	100%		
3. Rapid temperature changes	10 cycles at maximum and minimum storage temperature	100%		
4. Serial number		100%		
5. Intermediate (before aging) electrical testing 100%				
6, veteran	TC = 85 °C, 160h	100%		
7. Intermediate (after aging) electrical test at room temperature 100%				
8. Permitted non-conforming product <b>ptp_PPM</b> ) normal temperature, when 5% < PDA≤10%, it can be All batches				
Calculation Newly submitted and refined, but only allowed once				
9. End point electrical test	Three temperature, record all test data	100%		
10. External visual inspection The logo is clear, no contamination, no solder ball oxidation, and 600% chip is intact				

5

## Page 18

Godson **3A1000** Processor User Manual Part 1

# 2 System configuration and control

## 2.1 Chip working mode

According to the structure of the system, Loongson 3A1000 has two working modes:

• Single chip mode. The system only integrates one piece of Godson 3A1000, which is a symmetric multiprocessor system (SMP).

• Multi-chip interconnect mode. The system contains 2 pieces or 4 pieces Godson 3A1000, through the HT end of Godson 3A1000

It is a non-uniform memory access multiprocessor system (CC-NUMA).

## 2.2 Description of control pins

The control pins of Loongson 3A1000 include DO\_TEST, ICCC\_EN, NODE\_ID [1: 0], CLKSEL [15: 0], PCI\_CONFIG.

Table 2-1 Control pin description

signal	Up and down	1	effect		
DO TEST	pull up	1'b1 means function mode			
DO_IEST	pun up	1'b0 means test mode			
ICCC EN	drop down	1'b1 means multi-chip consistent interconnect mode			
ICCC_EIV	arop down	1'b0 means single chip mode			
NODE_ID [1: 0]		Indicates the processor nur	nber in multi-chip consistent interconnect mode		
		Power-on clock control			
			HT clock control		
		signal	effect		
		CLKSEL [15]	1'b1 means use internal reference voltage		
			1'b0 means use external reference voltage		
		CLKSEL [14]	1'b1 means HT PLL uses differential clock input		
CLKSEL [15: 0]	]		1'b0 means HT PLL uses normal clock input		
			$2\mbox{'b00}$ means the PHY clock is $1.6\mbox{GHZ}/1$		
		CLKSEL [13:12]  CLKSEL [11:10]	2'b01 means the PHY clock is 3.2GHZ $/2$		
			2'b10 indicates that the PHY clock is a normal input clock		
			2'b11 indicates that the PHY clock is a differential input clock		
			2'b00 means HT controller clock 200MHz		
			2'b01 means HT controller clock 400MHz		

6

## Page 19

## Godson **3A1000** Processor User Manual Part 1

 $2\mbox{'b}1\mbox{x}$  means that the HT controller clock is a normal input clock MEM clock control effect signal 5'b11111 means MEM clock directly uses memclk In other cases, the MEM clock is memclk \* (clksel [8: 5] +30) / (clksel [9] +3) CLKSEL [9: 5] memclk \* (clksel [8: 5] +30) must be  $600MHz \sim 1.36GHz$ memclk must be  $10 \sim 40 MHz$ CORE clock control signal effect 5'b11111 indicates that the CORE clock directly uses sysclk In other cases, the CORE clock is sysclk \* (clksel [3: 0] +30) / (clksel [4] +1) CLKSEL [4: 0] sysclk \* (clksel [3: 0] +30) must be  $600 MHz \sim 1.36 GHz$ sysclk must be 10 ~ 40MHz

```
IO configuration control
                                      7 HT control signal pin voltage control bit 1 *
                                      6: 5 PCIX bus speed selection *
                                      4 PCIX bus mode selection
                                      3 PCI master mode
                                      2 The system starts from the PCI space
                                      1 Use external PCI arbitration
                                      0 HT control signal pin voltage control bit 0 *
                                      Note*:
PCI_CONFIG [7: 0]
                                                                   PCIX bus mode
                                          0
                                                            0
                                                                   PCI 33/66
                                          0
                                                                   PCI-X 66
                                                   0
                                                                   PCI-X 10
                                                                   PCI-X 133
                                                          HT control signal pin voltage, these signals include HT_8x2, HT_Mode,
                                                          HT_Powerok, HT_Rstn, HT_Ldt_Stopn, HT_Ldt_Reqn
                                          0
                                                          Reserved
                                                          3.3v
```

7

## Page 20

Godson 3A1000 Processor User Manual Part 1

## 2.3 Cache consistency

Loongson 3A1000 maintains the cache consistency between the processor and the I/O accessed through the HT port by hardware, but

The hardware does not maintain the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development, and the cache consistency of I/O devices connected to the system through PCI. During driver development through PCI. During driver dr

When PCI access devices perform DMA (Direct Memory Access) transmission, the software needs to perform Cache consistency maintain.

## 2.4 Distribution of physical address space at the node level of the system

 $The system physical address \ distribution \ of \ Loongson \ No. \ 3 \ series \ processors \ adopts \ a \ globally \ accessible \ hierarchical \ addressing \ design \ to \ address \ design \ to \ address \ design \ design \ to \ address \ design \ desig$ 

System development is compatible with expansion. The physical address width of the entire system is 48 bits. According to the upper 4 bits of the address, the entire address is empt.

Time is evenly distributed to 16 nodes, that is, each node is allocated 44-bit address space.

 $Loongson\ 3A1000\ uses\ a\ single\ node\ 4\ core\ configuration, so\ Loongson\ 3A1000\ chip\ integrated\ DDR\ memory\ controller,\ HT\ and\ an analysis of the configuration of$ 

The corresponding addresses of the bus and PCI bus are contained in the 44-bit field from 0x0 (inclusive) to 0x1000\_0000\_0000 (not included)

In the address space, please refer to the subsequent chapters for the specific address distribution of each device.

Table 2-2 Node-level system global address distribution

	Node number	Address [47:44] bits	starting address	End address
(	0		0x0000_0000_0000	0x1000_0000_0000
	1 1		0x1000_0000_0000	0x2000_0000_0000
:	2 2		0x2000_0000_0000	0x3000_0000_0000
1	3 3		0x3000_0000_0000	0x4000_0000_0000
4	4 4		0x4000_0000_0000	0x5000_0000_0000
3	5 5		0x5000_0000_0000	0x6000_0000_0000
	6		0x6000_0000_0000	0x7000_0000_0000
	7 7		0x7000_0000_0000	0x8000_0000_0000
:	8 8		0x8000_0000_0000	0x9000_0000_0000

9	9	0x9000_0000_0000	0xa000_0000_0000
10	0xa	0xa000_0000_0000	0xb000_0000_0000
11	0xb	0xb000_0000_0000	0xc000_0000_0000
12	0xc	0xc000_0000_0000	0xd000_0000_0000
13	0xd	0xd000_0000_0000	0xe000_0000_0000
14	0xe	0xe000_0000_0000	0xf000_0000_0000
15	0xf	0xf000_0000_0000	0x1_0000_0000_0000

- 8

## Page 21

#### Godson 3A1000 Processor User Manual Part 1

Within each node, the 44-bit address space is further evenly distributed to a maximum of 8 devices that may be connected within the node

Prepare. Among them, the lower 43 bits of addresses are owned by 4 level 2 cache modules, and the higher 43 bits of addresses are further according to the address [43:42]

Bits are distributed to devices connected to the 4 directional ports. According to the different configuration of chip and system structure, if a port

If no slave device is connected, the corresponding address space is reserved address space, and access is not allowed.

Table 2-3 Address distribution in nodes

device	Address [43:41]	Start address within the	node Node end address
Level 2 Cache	0,1,2,3	0x000_0000_0000	0x800_0000_0000
east	4	0x800_0000_0000	0xa00_0000_0000
south	5	0xa00_0000_0000	0xc00_0000_0000
00	6	0xc00_0000_0000	0xe00_0000_0000
north	7	0xe00 0000 0000	0x1000 0000 0000

For example, the base address of the east port device of node 0 is  $0x0800\_0000\_0000$ , and the base address of the east port device of node 1  $0x1800\_0000$ , and so on.

Unlike the mapping relationship of direction ports, Loongson 3A1000 can determine the second level according to the actual application access behavior

Cache cross-addressing mode. The four Level 2 Cache modules in the node correspond to a total of 43 bits of address space, and each 2

The address space corresponding to the level module is determined according to one of the two selection bits of the address bit, and can be dynamically configured by software modify. The configuration register named SCID\_SEL is set in the system to determine the address selection bits, as shown in the following table. In default

In this case, it is distributed by means of [6: 5] status hash, that is, two bits of address [6: 5] determine the corresponding level 2 cache number.

The register address is 0x3FF00400.

Table 2-4 Address distribution in nodes

SCID_SEL	Address bit selection	SCID_SEL	Address bit selection
4'h0	6: 5	4'h8	23:22
4'h1	9: 8	4'h9	25:24
4'h2	11:10	4'ha	27:26
4'h3	13:12	4'hb	29:28
4'h4	15:14	4'hc	31:30
4'h5	17:16	4'hd	33:32
4'h6	19:18	4'he	35:34
4'h7	21:20	4'hf	37:36

#### Page 22

#### Godson 3A1000 Processor User Manual Part 1

## 2.5 Address Routing Distribution and Configuration

The routing of Loongson 3A1000 is mainly realized through the two-stage crossbar of the system. One-level crossbar can

The master port receives requests for routing configuration. Each master port has 8 address windows, which can be completed

Target routing in 8 address windows. Each address window consists of three 64-bit registers BASE, MASK and MMAP,

BASE is aligned in K bytes; MASK adopts a format similar to the high bit of the netmask; the lower three bits of MMAP indicate the corresponding target Slave port number, MMAP [4] means to allow instruction fetch, MMAP [5] means to allow block read, MMAP [7] means window enable can.

Window hit formula: (IN ADDR & MASK) == BASE

Since Loongson 3 uses fixed routing by default, the configuration window is closed when the power is turned on.

System software is required to enable and configure it.

The address window conversion register is shown in the table below.

Table 2-5 Primary Crossbar Address Window Register Table

0x3ff0\_2000 CORE0\_WIN0\_BASE 0x3ff0\_2100 CORE1\_WIN0\_BASE 0x3ff0\_2008 CORE0\_WIN1\_BASE 0x3ff0\_2108 CORE1\_WIN1\_BASE 0x3ff0\_2010 CORE0\_WIN2\_BASE 0x3ff0\_2110 CORE1\_WIN2\_BASE 0x3ff0\_2018 CORE0\_WIN3\_BASE 0x3ff0\_2118 CORE1\_WIN3\_BASE 0x3ff0\_2020 CORE0\_WIN4\_BASE 0x3ff0\_2120 CORE1\_WIN4\_BASE 0x3ff0\_2028 CORE0\_WIN5\_BASE 0x3ff0\_2128 CORE1\_WIN5\_BASE 0x3ff0\_2030 CORE0\_WIN6\_BASE 0x3ff0\_2130 CORE1\_WIN6\_BASE 0x3ff0\_2038 CORE0\_WIN7\_BASE 0x3ff0\_2138 CORE1\_WIN7\_BASE 0x3ff0 2040 CORE0 WIN0 MASK 0x3ff0 2140 CORE1 WIN0 MASK 0x3ff0\_2048 CORE0\_WIN1\_MASK 0x3ff0\_2148 CORE1\_WIN1\_MASK 0x3ff0\_2050 CORE0\_WIN2\_MASK 0x3ff0\_2150 CORE1\_WIN2\_MASK 0x3ff0\_2058 CORE0\_WIN3\_MASK 0x3ff0\_2158 CORE1\_WIN3\_MASK 0x3ff0\_2060 CORE0\_WIN4\_MASK 0x3ff0\_2160 CORE1\_WIN4\_MASK 0x3ff0\_2068 CORE0\_WIN5\_MASK 0x3ff0\_2168 CORE1\_WIN5\_MASK 0x3ff0\_2070 CORE0\_WIN6\_MASK 0x3ff0\_2170 CORE1\_WIN6\_MASK 0x3ff0\_2078 CORE0\_WIN7\_MASK 0x3ff0\_2178 CORE1\_WIN7\_MASK 0x3ff0\_2080 CORE0\_WIN0\_MMAP 0x3ff0\_2180 CORE1\_WIN0\_MMAP 0x3ff0\_2088 CORE0\_WIN1\_MMAP 0x3ff0\_2188 CORE1\_WIN1\_MMAP 0x3ff0\_2090 CORE0\_WIN2\_MMAP 0x3ff0\_2190 CORE1\_WIN2\_MMAP 0x3ff0\_2098 CORE0\_WIN3\_MMAP 0x3ff0\_2198 CORE1\_WIN3\_MMAP

10

#### Page 23

## Godson **3A1000** Processor User Manual Part 1

0x3ff0\_20a0 CORE0\_WIN4\_MMAP 0x3ff0\_21a0 CORE1\_WIN4\_MMAP
0x3ff0\_20a8 CORE0\_WIN5\_MMAP 0x3ff0\_21a8 CORE1\_WIN5\_MMAP
0x3ff0\_20b0 CORE0\_WIN6\_MMAP 0x3ff0\_21b0 CORE1\_WIN6\_MMAP
0x3ff0\_20b8 CORE0\_WIN7\_MMAP 0x3ff0\_21b8 CORE1\_WIN7\_MMAP

0x3ff0\_2200 CORE2\_WIN0\_BASE 0x3ff0\_2300 CORE3\_WIN0\_BASE 0x3ff0\_2208 CORE2\_WIN1\_BASE 0x3ff0\_2308 CORE3\_WIN1\_BASE 0x3ff0\_2210 CORE2\_WIN2\_BASE 0x3ff0\_2310 CORE3\_WIN2\_BASE 0x3ff0 2218 CORE2 WIN3 BASE 0x3ff0 2318 CORE3 WIN3 BASE 0x3ff0\_2220 CORE2\_WIN4\_BASE 0x3ff0\_2320 CORE3\_WIN4\_BASE 0x3ff0\_2228 CORE2\_WIN5\_BASE 0x3ff0\_2328 CORE3\_WIN5\_BASE 0x3ff0 2230 CORE2 WIN6 BASE 0x3ff0 2330 CORE3 WIN6 BASE 0x3ff0\_2238 CORE2\_WIN7\_BASE 0x3ff0\_2338 CORE3\_WIN7\_BASE 0x3ff0\_2240 CORE2\_WIN0\_MASK 0x3ff0\_2340 CORE3\_WIN0\_MASK 0x3ff0\_2248 CORE2\_WIN1\_MASK 0x3ff0\_2348 CORE3\_WIN1\_MASK 0x3ff0\_2250 CORE2\_WIN2\_MASK 0x3ff0\_2350 CORE3\_WIN2\_MASK 0x3ff0\_2258 CORE2\_WIN3\_MASK 0x3ff0\_2358 CORE3\_WIN3\_MASK 0x3ff0\_2260 CORE2\_WIN4\_MASK 0x3ff0\_2360 CORE3\_WIN4\_MASK 0x3ff0\_2268 CORE2\_WIN5\_MASK 0x3ff0\_2368 CORE3\_WIN5\_MASK 0x3ff0\_2270 CORE2\_WIN6\_MASK 0x3ff0\_2370 CORE3\_WIN6\_MASK 0x3ff0\_2278 CORE2\_WIN7\_MASK 0x3ff0\_2378 CORE3\_WIN7\_MASK 0x3ff0 2280 CORE2 WINO MMAP 0x3ff0 2380 CORE3 WINO MMAP 0x3ff0\_2288 CORE2\_WIN1\_MMAP 0x3ff0\_2388 CORE3\_WIN1\_MMAP 0x3ff0 2290 CORE2 WIN2 MMAP 0x3ff0 2390 CORE3 WIN2 MMAP 0x3ff0\_2298 CORE2\_WIN3\_MMAP 0x3ff0\_2398 CORE3\_WIN3\_MMAP 0x3ff0\_22a0 CORE2\_WIN4\_MMAP 0x3ff0\_23a0 CORE3\_WIN4\_MMAP 0x3ff0\_22a8 CORE2\_WIN5\_MMAP 0x3ff0\_23a8 CORE3\_WIN5\_MMAP 0x3ff0\_22b0 CORE2\_WIN6\_MMAP 0x3ff0\_23b0 CORE3\_WIN6\_MMAP 0x3ff0\_22b8 CORE2\_WIN7\_MMAP 0x3ff0\_23b8 CORE3\_WIN7\_MMAP

0x3ff0\_2400 EAST\_WIN0\_BASE 0x3ff0\_2500 SOUTH\_WIN0\_BASE 0x3ff0\_2408 EAST\_WIN1\_BASE 0x3ff0\_2508 SOUTH\_WIN1\_BASE 0x3ff0\_2410 EAST\_WIN2\_BASE 0x3ff0\_2510 SOUTH\_WIN2\_BASE 0x3ff0\_2418 EAST\_WIN3\_BASE 0x3ff0\_2518 SOUTH\_WIN3\_BASE

11

## Page 24

#### Godson 3A1000 Processor User Manual Part 1

0x3ff0\_2420 EAST\_WIN4\_BASE 0x3ff0\_2520 SOUTH\_WIN4\_BASE
0x3ff0\_2428 EAST\_WIN5\_BASE 0x3ff0\_2528 SOUTH\_WIN5\_BASE
0x3ff0\_2430 EAST\_WIN6\_BASE 0x3ff0\_2530 SOUTH\_WIN6\_BASE
0x3ff0\_2438 EAST\_WIN7\_BASE 0x3ff0\_2538 SOUTH\_WIN7\_BASE
0x3ff0\_2440 EAST\_WIN0\_MASK 0x3ff0\_2540 SOUTH\_WIN0\_MASK
0x3ff0\_2448 EAST\_WIN1\_MASK 0x3ff0\_2548 SOUTH\_WIN1\_MASK
0x3ff0\_2445 EAST\_WIN2\_MASK 0x3ff0\_2550 SOUTH\_WIN2\_MASK
0x3ff0\_2450 EAST\_WIN3\_MASK 0x3ff0\_2558 SOUTH\_WIN3\_MASK
0x3ff0\_2458 EAST\_WIN4\_MASK 0x3ff0\_2558 SOUTH\_WIN4\_MASK
0x3ff0\_2460 EAST\_WIN5\_MASK 0x3ff0\_2560 SOUTH\_WIN5\_MASK
0x3ff0\_2460 EAST\_WIN6\_MASK 0x3ff0\_2560 SOUTH\_WIN6\_MASK
0x3ff0\_2470 EAST\_WIN6\_MASK 0x3ff0\_2570 SOUTH\_WIN6\_MASK
0x3ff0\_2478 EAST\_WIN7\_MASK 0x3ff0\_2578 SOUTH\_WIN7\_MASK
0x3ff0\_2478 EAST\_WIN0\_MMAP 0x3ff0\_2580 SOUTH\_WIN0\_MMAP
0x3ff0\_2480 EAST\_WIN1\_MMAP 0x3ff0\_2588 SOUTH\_WIN1\_MMAP
0x3ff0\_2480 EAST\_WIN2\_MMAP 0x3ff0\_2588 SOUTH\_WIN1\_MMAP

0x3ff0\_2498 EAST\_WIN3\_MMAP 0x3ff0\_2598 SOUTH\_WIN3\_MMAP
0x3ff0\_24a0 EAST\_WIN4\_MMAP 0x3ff0\_25a0 SOUTH\_WIN4\_MMAP
0x3ff0\_24a8 EAST\_WIN5\_MMAP 0x3ff0\_25a8 SOUTH\_WIN5\_MMAP
0x3ff0\_24b0 EAST\_WIN6\_MMAP 0x3ff0\_25b0 SOUTH\_WIN6\_MMAP
0x3ff0\_24b8 EAST\_WIN7\_MMAP 0x3ff0\_25b8 SOUTH\_WIN7\_MMAP

0x3ff0\_2600 WEST\_WIN0\_BASE 0x3ff0\_2700 NORTH\_WIN0\_BASE
0x3ff0\_2608 WEST\_WIN1\_BASE 0x3ff0\_2708 NORTH\_WIN1\_BASE
0x3ff0\_2610 WEST\_WIN2\_BASE 0x3ff0\_2710 NORTH\_WIN2\_BASE
0x3ff0\_2618 WEST\_WIN3\_BASE 0x3ff0\_2718 NORTH\_WIN3\_BASE
0x3ff0\_2620 WEST\_WIN4\_BASE 0x3ff0\_2720 NORTH\_WIN4\_BASE
0x3ff0\_2628 WEST\_WIN5\_BASE 0x3ff0\_2720 NORTH\_WIN5\_BASE
0x3ff0\_2630 WEST\_WIN6\_BASE 0x3ff0\_2730 NORTH\_WIN6\_BASE
0x3ff0\_2630 WEST\_WIN6\_BASE 0x3ff0\_2730 NORTH\_WIN7\_BASE
0x3ff0\_2638 WEST\_WIN7\_BASE 0x3ff0\_2730 NORTH\_WIN7\_BASE
0x3ff0\_2640 WEST\_WIN0\_MASK 0x3ff0\_2740 NORTH\_WIN0\_MASK
0x3ff0\_2640 WEST\_WIN1\_MASK 0x3ff0\_2740 NORTH\_WIN1\_MASK
0x3ff0\_2650 WEST\_WIN3\_MASK 0x3ff0\_2750 NORTH\_WIN3\_MASK
0x3ff0\_2650 WEST\_WIN3\_MASK 0x3ff0\_2758 NORTH\_WIN3\_MASK
0x3ff0\_2660 WEST\_WIN4\_MASK 0x3ff0\_2760 NORTH\_WIN4\_MASK

12

#### Page 25

#### Godson 3A1000 Processor User Manual Part 1

0x3ff0\_2668 WEST\_WIN5\_MASK 0x3ff0\_2770 NORTH\_WIN5\_MASK 0x3ff0\_2670 WEST\_WIN6\_MASK 0x3ff0\_2770 NORTH\_WIN6\_MASK 0x3ff0\_2678 WEST\_WIN7\_MASK 0x3ff0\_2778 NORTH\_WIN7\_MASK 0x3ff0\_2680 WEST\_WIN0\_MMAP 0x3ff0\_2780 NORTH\_WIN0\_MMAP 0x3ff0\_2688 WEST\_WIN1\_MMAP 0x3ff0\_2780 NORTH\_WIN1\_MMAP 0x3ff0\_2690 WEST\_WIN2\_MMAP 0x3ff0\_2790 NORTH\_WIN2\_MMAP 0x3ff0\_2690 WEST\_WIN3\_MMAP 0x3ff0\_2790 NORTH\_WIN3\_MMAP 0x3ff0\_26a0 WEST\_WIN4\_MMAP 0x3ff0\_27a0 NORTH\_WIN4\_MMAP 0x3ff0\_26a8 WEST\_WIN5\_MMAP 0x3ff0\_27a0 NORTH\_WIN5\_MMAP 0x3ff0\_26a0 WEST\_WIN6\_MMAP 0x3ff0\_27a0 NORTH\_WIN6\_MMAP 0x3ff0\_26b0 WEST\_WIN6\_MMAP 0x3ff0\_27b0 NORTH\_WIN6\_MMAP 0x3ff0\_26b0 WEST\_WIN7\_MMAP 0x3ff0\_27b0 NORTH\_WIN7\_MMAP

In the second-level XBAR of Godson 3, there are CPU address space (including HT space), DDR2 address space, and PCI

The address space has three IP-related address spaces. The address window is for CPU and PCI-DMA with two Master functions

 $IP\ is\ set\ for\ routing\ and\ address\ translation.\ Both\ CPU\ and\ PCI-DMA\ have\ 8\ address\ windows,\ you\ can\ finish$ 

The selection of the target address space and the conversion from the source address space to the target address space. Each address window consists of BASE,

 $MASK\ and\ MMAP\ are\ composed\ of\ three\ 64-bit\ registers,\ BASE\ is\ aligned\ with\ K\ bytes,\ and\ MASK\ adopts\ a\ similar\ netmask\ high\ bit\ as\ 1.$ 

, The lower three digits of MMAP are routing.

At level 2 XBAR, the correspondence between the label and the module is as follows: the number corresponding to the new address space (two of which The number of each DDR2 is 0 and 1, the PCI / Local IO number is 2, and the configuration register module is connected to port 3).

Table 2-6 Correspondence between the labels and the modules at level 2 XBAR

Label	Default value
0	No. 0 DDR2 / 3 controller
1	No. 1 DDR2 / 3 controller
2	Low-speed I / O (PCI, LPC, etc.)

#### 3 Configuration register

As shown in the table below. MMAP [4] means to allow instruction fetch, MMAP [5] means to allow block read, MMAP [7] means to use window

can.

Table 2-7 The space access attributes corresponding to the MMAP field

[4] [5] [7]
Allow fetching Block read Window enable

Compared with the address configuration of the first-level XBAR, the address configuration of the second-level XBAR adds the function of address translation. In contrast

Next, the window configuration of the first-level XBAR cannot perform address translation for Cache consistency requests, otherwise it is in the second-level cache

Will be inconsistent with the address of the first-level cache of the processor, resulting in incorrect maintenance of Cache consistency.

13

## Page 26

#### Godson 3A1000 Processor User Manual Part 1

Window hit formula: (IN\_ADDR & MASK) == BASE

New address conversion formula: OUT\_ADDR = (IN\_ADDR & ~ MASK) | {MMAP [63:10], 10'h0}

The address window conversion register is as follows.

Table 2-8 Secondary XBAR address window conversion register table

address register	description	Default value
3ff0 0000 CPU_WIN0_BAS	SE CPU window 0 base address 0x0	
3ff0 0008 CPU_WIN1_BAS	SE CPU window 1 base address 0x10	00_0000
3ff0 0010 CPU_WIN2_BAS	SE CPU window 2 base address 0x0	
3ff0 0018 CPU_WIN3_BAS	SE CPU window 3 base address 0x0	
3ff0 0020 CPU_WIN4_BAS	SE CPU window 4 base address 0x0	
3ff0 0028 CPU_WIN5_BAS	SE CPU window 5 base address 0x0	
3ff0 0030 CPU_WIN6_BAS	SE CPU window 6 base address 0x0	
3ff0 0038 CPU_WIN7_BAS	SE CPU window 7 base address 0x0	
3ff0 0040 CPU_WIN0_MAS	SK CPU window 0 mask	0xffff_ffff_f000_0000
3ff0 0048 CPU_WIN1_MAS	SK CPU window 1 mask	0xffff_ffff_f000_0000
3ff0 0050 CPU_WIN2_MAS	SK CPU window 2 mask	0x0
3ff0 0058 CPU_WIN3_MAS	SK CPU window 3 mask	0x0
3ff0 0060 CPU_WIN4_MAS	SK CPU window 4 mask	0x0
3ff0 0068 CPU_WIN5_MAS	SK Mask of CPU window 5	0x0
3ff0 0070 CPU_WIN6_MAS	SK CPU window 6 mask	0x0
3ff0 0078 CPU_WIN7_MAS	SK CPU window 7 mask	0x0
3ff0 0080 CPU_WIN0_MM	AP CPU window 0 new base address	0xf0
3ff0 0088 CPU_WIN1_MM	AP CPU window 1 new base address	0x1000_00f2
3ff0 0090 CPU_WIN2_MM	AP CPU window 2 new base address	0
3ff0 0098 CPU_WIN3_MM	AP CPU window 3 new base address	0
3ff0 00a0 CPU_WIN4_MM.	AP CPU window 4 new base address	0x0
3ff0 00a8 CPU_WIN5_MM	AP CPU window 5 new base address	0x0
3ff0 00b0 CPU_WIN6_MM	AP CPU window 6 new base address	0
3ff0 00b8 CPU_WIN7_MM	AP CPU window 7 new base address	0

#### Page 27

#### Godson 3A1000 Processor User Manual Part 1

3ff0 0100 PCI\_WIN0\_BASE PCI window 0 base address 0x8000\_0000 3ff0 0108 PCI\_WIN1\_BASE PCI window 1 base address 0x0 3ff0 0110 PCI\_WIN2\_BASE PCI window 2 base address 0x0 3ff0 0118 PCI\_WIN3\_BASE PCI window 3 base address 0x0 3ff0 0120 PCI\_WIN4\_BASE PCI window 4 base address 0x0 3ff0 0128 PCI\_WIN5\_BASE PCI window 5 base address 0x0 3ff0 0130 PCI\_WIN6\_BASE PCI window 6 base address 0x0 3ff0 0138 PCI\_WIN7\_BASE PCI window 7 base address 0x0 3ff0 0140 PCI\_WIN0\_MASK PCI window 0 mask 0xffff\_ffff\_8000\_0000 3ff0 0148 PCI\_WIN1\_MASK Mask of PCI window 1 0x03ff0 0150 PCI\_WIN2\_MASK PCI window 2 mask 0x0 3ff0 0158 PCI\_WIN3\_MASK PCI window 3 mask 0x03ff0 0160 PCI\_WIN4\_MASK PCI window 4 mask 0x03ff0 0168 PCI\_WIN5\_MASK PCI window 5 mask 0x0 3ff0 0170 PCI\_WIN6\_MASK Mask of PCI window 6 0x03ff0 0178 PCI WIN7 MASK Mask of PCI window 7 0x03ff0 0180 PCI\_WIN0\_MMAP PCI window 0 new base address 0xf0 3ff0 0188 PCI\_WIN1\_MMAP PCI window 1 new base address 0x0 3ff0 0190 PCI WIN2 MMAP New base address of PCI window 2 0 3ff0 0198 PCI\_WIN3\_MMAP PCI window 3 new base address 0 3ff0 01a0 PCI\_WIN4\_MMAP PCI window 4 new base address 0x0 3ff0 01a8 PCI\_WIN5\_MMAP PCI window 5 new base address 0x0 3ff0 01b0 PCI\_WIN6\_MMAP New base address of PCI window 6 0 3ff0 01b8 PCI\_WIN7\_MMAP PCI window 7 new base address 0

 $According \ to \ the \ default \ register \ configuration, \ after \ the \ chip \ is \ started, \ the \ address \ range \ of \ 0x00000000-0x0fffffff \ of \ the \ CPU$ 

-The address range (256M) of 0x8fffffff is mapped to the address range of 0x00000000-0x0fffffff of DDR2.

The software can implement new address space routing and conversion by modifying the corresponding configuration registers.

In addition, when there is a read access to an illegal address due to CPU speculative execution, none of the eight address windows hit.

15

## Page 28

## Godson **3A1000** Processor User Manual Part 1

The configuration register module returns all 0 data to the CPU to prevent the CPU from dying.

Base address

Table 2-9 Secondary XBAR default address configuration

Tuole 2 / Secondary TES. In default address configuration

High position

 0x0000\_0000\_1000\_0000

0x0000\_0000\_2000\_0000

Low-speed I / O (PCI, etc.)

# 2.6 Chip configuration and sampling register

 $The \ chip\ configuration\ register\ (Chip\_config)\ and\ chip\ sampling\ register\ (chip\_sample)\ in\ Godson\ 3\ provide$ 

A mechanism to read and write the configuration of the chip.

Table 2-10 Chip Configuration Register (Physical Address 0x1fe00180)

Bit field	Field name	access	Reset value	description
Freq_scal	le_ctrl	RW	3'b111	Processor core frequency division
2: 0				The actual frequency of the processor core is
				PLL frequency * (Freq_scal_ctrl + 1) / 8
				Whether to use software to configure DDR frequency multiplication
3 DDR_Clksel_	en	RW	1'b0	1: Use software configuration
				0: use pin CLKSEL configuration
				Whether to disable the DDR configuration space
8 Disable_ddr2	_confspace	RW	1'b0	1: Disabled
				0: Do not disable
				Whether to open DDR read access buffer
9 DDR_buffer_	cpu	RW	1'b0	1: open
				0: disabled
				Whether to enable processor core 0
12 Core0_en		RW	1'b1	1: open
				0: disabled
				Whether to enable processor core 1
13 Core1_en		RW	1'b1	1: open
				0: disabled
				Whether to enable processor core 2
14 Core2_en		RW	1'b1	1: open
				0: disabled
				Whether to enable processor core 3
15 Core3_en		RW	1'b1	1: open
				0: disabled
16 Ma0 av		DW	1%1	Whether to enable DDR controller 0
16 Mc0_en		RW	1'b1	1: open

16

# Page 29

## Godson **3A1000** Processor User Manual Part 1

			0: disabled
			Whether to enable DDR controller 1
17 Mcl_en	RW	1'b1	1: open
			0: disabled
			Software reset DDR controller 0
18 DDR_reset0	RW	1'b1	1: Reset
			0: Unreset
	RW		Software reset DDR controller 1
19 DDR_reset1		1'b1	1: Reset
			0: Unreset
	RW	1'b1	Whether to enable the HT controller 0
22 HT0_en			1: open
			0: disabled
	RW	1'b1	Whether to enable the HT controller 1
23 HT1_en			1: open
			0: disabled
20:24 DDD - Cll1	RW	5'b11111	Software configuration DDR clock multiplier relationship (when
28:24 DDR_Clksel			(Valid when DDR_Clksel_en is 1)

C - J	211000	Processor	II	M	ı
เรดสรดท	3A LUUU	Processor	Hser	Maniia	ı

	HT_freq_scale_ctrl0	RW	3'b111	HT controller divide by 0
21.20				The actual frequency of the controller is
31:29				HT controller frequency *
				(HTFreq_scal_ctrl + 1) / 8
	HT_freq_scale_ctrl0	RW	3'b111	HT controller divided by 1
				The actual frequency of the controller is
34:32				HT controller frequency *
				(HTFreq_scal_ctrl + 1) / 8
	Mc0_prefetch_disable	RW	1'b0	Whether to disable MC0 prefetch function (for different
				Program behavior will produce different performance effects
35				ring)
				1: Disabled
				0: Do not disable
	Mc1_prefetch_disable	RW	1'b0	Whether to disable MC1 prefetch function (for different
				Program behavior will produce different performance effects
36				ring)
				1: Disabled
				0: Do not disable
other		R		Keep

Table 2-11 Chip sampling register (physical address 0x1fe00190)

Bit field	Field name	access	Reset value		description
15: 0 Pad2v5_ctrl		RW	16'h780	2v5pad control	
31:16 Pad3v3_ctrl		RW	16'h780	3v3pad control	

17

## Page 30

## Godson **3A1000** Processor User Manual Part 1

47:32 Sys_clksel	R	Onboard frequency setting
		Indicates whether the processor core is unavailable, each bit
61 (0 P. 1)		Do not correspond to processor core 3-processor core 0
51:48 Bad_ip_core	R	0-available
		1-not available
53:52 Bad_ip_ddr	R	Whether 2 DDR controllers are bad
57:56 Bad_ip_ht	R	Whether 2 HT controllers are bad
		Temperature sensor 0 temperature, used to monitor secondary
	_	Temperature near the buffer, accuracy is +/- 6
102: 96 Thsens0_out	R	Fahrenheit (Note: The sensor sometimes has abnormalities
		temperature)
		Temperature sensor 0 temperature overflow (over 128
103 Thsens0_overflow	R	degree)
		Temperature sensor 1 temperature for monitoring processing
110: 104 Thsens1_out	R	The temperature near the core, the accuracy is +/- 6
		Degree
	_	Temperature sensor 1 temperature overflow (over 128
111 Thsens1_overflow	R	degree)
other	R	Keep

18

## Page 31

#### Godson 3A1000 Processor User Manual Part 1

## 3 GS464 processor core

GS464 is a four-launch 64-bit high-performance processor core. The processor core can be used as a single core for high-end embedded

Applications and desktop applications can also be used as basic processor cores to form on-chip multi-core systems for server and high-performance applications use. Multiple GS464 cores in Loongson 3A1000 and the secondary cache module form one through the AXI interconnection network

Multi-core structure of distributed shared secondary cache. The main features of GS464 are as follows:

- MIPS64 compatible, support Godson extended instruction set;
- Four-shot superscalar structure, two fixed-point, two floating-point, and one memory access component;
- Each floating-point component supports full-pipe 64-bit / dual 32-bit floating-point multiply-add operations;
- · The memory access component supports 128-bit memory access, and the virtual address and physical address are 48 bits each;
- Support register renaming, dynamic scheduling, branch prediction and other out-of-order execution technologies;
- 64 fully linked TLBs, independent 16 instruction TLBs, variable page size;
- The size of the first-level instruction cache and data cache are 64KB, and the 4-way group is connected;
- Support Non-blocking access and Load-Speculation and other access optimization technologies;
- Support Cache consistency protocol, can be used for on-chip multi-core processor;
- Instruction Cache implements parity check, and Data Cache implements ECC check;
- Support the standard EJTAG debugging standard, which is convenient for hardware and software debugging;
- Standard 128-bit AXI interface.

The structure of GS464 is shown in the figure below. For more detailed introduction, please refer to GS464 user manual and MIPS64 User manual.

## Page 32

## Godson **3A1000** Processor User Manual Part 1




Figure 3-1 GS464 structure diagram

20

## Page 33

Godson  ${\bf 3A1000}$  Processor User Manual Part 1

# 4 Secondary Cache

Make GS464 the processor IP including secondary cache; you can also connect multiple GS464 through AXI network and

Multiple secondary cache modules form an on-chip multi-processor CMP structure. The main features of the secondary cache module include:

- Using 128-bit AXI interface.
- 8 items Cache access queue.
- Keywords first.
- The fastest read is 8 beats from receiving a read invalid request to returning data
- Support Cache consistency protocol through the directory.
- It can be used for on-chip multi-core structure, and can also be directly connected with single processor IP.
- The soft IP level can be configured with the size of the secondary cache (512KB / 1MB).
- The four-way group connection structure is adopted.
- It can be closed dynamically during operation.
- Support ECC check.
- Support DMA consistent read and write and prefetch reading.
- Support 16 kinds of second-level cache hashes.
- Support to lock secondary cache by window.
- Ensure that read data returns atomicity.

The secondary cache module includes the secondary cache management module scachemanage and the secondary cache access module scacheaccess. The Scachemanage module is responsible for processor access requests from the processor and DMA, while the secondary cache
The TAG, directory and data are stored in the scacheaccess module. In order to reduce power consumption, the TAG of the secondary cache,
The directory and data can be accessed separately. The secondary cache status bit and w bit are stored with TAG, and TAG is stored in TAG RAM
In, the directory is stored in DIR RAM, and the data is stored in DATA RAM. Invalid request to access secondary cache while reading
The TAG, directory and data of all channels are output, and the data and directory are selected according to the TAG. Replace request, refill request and write back
Request to operate only TAG, directory and data of all the way.

In order to improve the performance of some specific computing tasks, the secondary cache adds a locking mechanism. Level 2 in the locked area

The Cache block will be locked, so it will not be replaced by the secondary cache (unless the four-way secondary cache is locked

Piece). Four groups of lock window registers inside the secondary cache module can be dynamically configured through confbus, but must be

Ensure that one of the four secondary caches is locked. The size of each group of windows can be adjusted according to the mask, but not

Can exceed 3/4 of the size of the entire secondary cache. In addition, when the secondary cache receives the DMA write request, if the written area

twenty one

## Page 34

## Godson **3A1000** Processor User Manual Part 1

If it is hit and locked in the secondary cache, the DMA write will be directly written to the secondary cache instead of memory.

Table 4-1 Secondary Cache Lock Window Register Configuration

name	address	Bit field description
Slock0_valid	0x3ff00200	[63:63] Lock window 0 valid bits
Slock0_addr	0x3ff00200	[47: 0] No. 0 lock window lock address
Slock0_mask	0x3ff00240	[47: 0] No. 0 lock window mask
Slock1_valid	0x3ff00208	[63:63] Lock window 1 valid bit
Slock1_addr	0x3ff00208	[47: 0] No. 1 lock window lock address
Slock1_mask	0x3ff00248	[47: 0] No. 1 lock window mask
Slock2_valid	0x3ff00210	[63:63] Lock window 2 valid bits
Slock2_addr	0x3ff00210	[47: 0] No. 2 lock window lock address
Slock2_mask	0x3ff00250	[47: 0] No. 2 lock window mask
Slock3_valid	0x3ff00218	[63:63] Lock window 3 valid bits
Slock3_addr	0x3ff00218	[47: 0] No. 3 lock window lock address
Slock3_mask	0x3ff00258	[47: 0] No. 3 lock window mask

For example, when an address addr makes slock0 valid && ((addr & slock0 mask) ==

(slock0\_addr & slock0\_mask)) is 1, this address is locked by the lock window 0.

twenty two

## Page 35

#### Godson 3A1000 Processor User Manual Part 1

## 5 Matrix processing accelerator

There are two matrix processing accelerators independent of the processor core built into Loongson 3A1000, the basic function of which is through software

The configuration of the matrix can be used to transpose or move the matrix stored in the memory from the source matrix to the target matrix

(The previous version of LS3A1000E only supports the transpose function). Two accelerators are integrated in the two of Godson 3A1000

Inside the HyperTransport controller, read and write to the second-level cache and memory is achieved through a level 1 crossbar switch.

Since the order of elements in the same cache line before transposition is scattered in the matrix after transposition, in order to improve the read and write efficiency Rate, you need to read in multiple rows of data, so that these data can be written in Cache rows in the transposed matrix

Input, so a buffer area with a size of 32 lines is set in the module to achieve horizontal writing (reading from the source matrix to (Buffer), vertical readout (written from the buffer to the target matrix).

The working process of matrix processing is to first read 32 rows of source matrix data, and then write the 32 rows of data to the target matrix. Go on again until the entire matrix is transposed or moved. The matrix processing accelerator can also only perform prefetching as needed.

The source matrix does not write the target matrix. In this way, the data is pre-fetched to the level 2 cache.

The source matrix involved in transposing or moving may be a small matrix located in a large matrix, so its matrix address

It may not be completely continuous. There will be gaps between the addresses of adjacent rows, and more programming control interfaces need to be implemented. The table below

5-1 to 5-4 illustrate the programming interfaces involved in matrix processing.

Table 5-1 Matrix processing programming interface description

address	name	Attrib	utes	Explanation
0x3ff00600	src_start_addr	RW	Source matrix start address	
0x3ff00608	dst_start_addr	RW	Target matrix start address	

Godson	3A1000	Processor	Heer	Manual

0x3ff00610	row	RW	Number of elements in a row of the source matrix
0x3ff00618	col	RW	Number of elements in a column of the source matrix
0x3ff00620	length	RW	Row span of the large matrix where the source matrix is located (bytes)
0x3ff00628	width	RW	Row span of the large matrix where the target matrix is located (bytes)
0x3ff00630	trans_ctrl	RW	Transpose control register
0x3ff00638	trans status	RO	Transpose Status Register

Table 5-2 Matrix processing register address description

address nam

0x3ff00600 Src\_start\_addr of transpose module 0
0x3ff00608 Dst\_start\_addr of transpose module 0

twenty three

## Page 36

## Godson **3A1000** Processor User Manual Part 1

0x3ff00610	Row 0 transpose module
0x3ff00618	Col of transpose module 0
0x3ff00620	Length of transposed module 0
0x3ff00628	Width of transposed module 0
0x3ff00630	Trans_ctrl of transpose module 0
0x3ff00638	Trans_status of transpose module 0
0x3ff00700	Src_start_addr of transpose module 1
0x3ff00708	Dst_start_addr of transpose module 1
0x3ff00710	Src_row_stride of transpose module 1
0x3ff00718	Src_last_row_addr of transpose module 1
0x3ff00720	The length of transpose module 1
0x3ff00728	Width of transpose module 1
0x3ff00730	Trans_ctrl of transpose module 1
0x3ff00738	Trans_status of transpose module 1

Table 5-3 Explanation of the trans\_ctrl register

Field Explanation

- 0 Enable bit
- 1 Whether to write the target matrix. When it is 0, only the source matrix is prefetched, but the target matrix is not written.
- 2 After the source matrix is read, whether it is effectively interrupted.
- 3 After the target matrix is written, whether it is effectively interrupted,
- 7..4 Arcmd, read command internal control bit. When arcache is 4'hf, it must be set to 4'hc. It is meaningless when arcache is other value.
- 11..8 Arcache, read command internal control bit. When it is 4'hf, the cache path is used, and when it is 4'h0, the uncache path is used. its

  It is meaningless.
- 15...12 Award, write command internal control bit. When awardhe is 4thf, it must be set to 4thb. Unintentional when awardhe is other values Righteousness.
- 19..16 Awcache, write command internal control bit. When it is 4'hf, the cache path is used, and when it is 4'h0, the uncache path is used. its It is meaningless.
- $21..20 \ Element \ size \ of \ matrix, \ 00 \ means \ 1 \ byte, \ 01 \ means \ 2 \ bytes, \ 10 \ means \ 4 \ bytes, \ 11 \ means \ 8 \ bytes$

twenty tweats\_yes, is a transposed representation; 0 to not transpose (LS3A1000E earlier versions of the bit is read-only support

Transpose function)

twenty four

Page 37

## Godson **3A1000** Processor User Manual Part 1

# Table 5-4 Explanations of the trans\_status registers

Field Explanation

O Source matrix read

The target matrix is written

25

Page 38

Godson **3A1000** Processor User Manual Part 1

Loongson 3A1000 implements 8 inter-core interrupt registers (IPI) for each processor core to support multi-core BIOS boot

Interrupt and communication between the processor cores when the mobile and operating system are running, the description and addresses are shown in Table 6-1 to Table 6-5.

Table 6-1 Inter-processor interrupt related registers and their functional description

name	Read and write	Read and write pedesissiphinsn				
IPI_Status	R	32-bit status register, if any bit is set and the corresponding bit is enabled, the				
		The processor core INT4 interrupt line is set.				
IPI_Enable	RW	32-bit enable register to control whether the corresponding interrupt bit is valid				
IPI_Set	W	32 position register, write 1 to the corresponding bit, the corresponding STATUS register				
		Bit is set				
IPI_Clear	W	32-bit clear register, write 1 to the corresponding bit, the corresponding STATUS register				
		Bit cleared 0				
MailBox0	RW	Cache register, used to transfer parameters at startup, according to 64 or 32 bit				
		Uncache access.				
MailBox01	RW	Cache register, used to transfer parameters at startup, according to 64 or 32 bit				
		Uncache access.				
MailBox02	RW	Cache register, used to transfer parameters at startup, according to 64 or 32 bit				
		Uncache access.				
MailBox03	RW	Cache register, used to transfer parameters at startup, according to 64 or 32 bit				
		Uncache access.				

The registers and functions of the interrupts between Loongson 3A1000 and processor cores are described as follows:

Table 6-2 Interrupt and communication register list of processor core 0

name	address	Authority	description
Core0_IPI_Status	0x3ff01000	R	IPI_Status register of processor core 0
Core0_IPI_Enalbe	0x3ff01004	RW	IPI_Enalbe register of processor core 0
Core0_IPI_Set	0x3ff01008	W	IPI_Set register of processor core 0
Core0 _IPI_Clear	0x3ff0100c	W	IPI_Clear register of processor core 0
Core0_MailBox0	0x3ff01020	RW	$IPI\_MailBox0\ register\ of\ processor\ core\ 0$
Core0_ MailBox1	0x3ff01028	RW	IPI_MailBox1 register of processor core 0
Core0_ MailBox2	0x3ff01030	RW	IPI_MailBox2 register of processor core 0
Core0_MailBox3	0x3ff01038	RW	IPI_MailBox3 register of processor core 0

Table 6-3 Internuclear Interrupt and Communication Register List of No. 1 Processor Core

name		address	Authority description		
	Core1_IPI_Status	0x3ff01100	R	IPI_Status register of processor core 1	
	Core1_IPI_Enalbe	0x3ff01104	RW	IPI_Enalbe register of processor core 1	
	Core1_IPI_Set	0x3ff01108	W	IPI_Set register of processor core 1	

26

## Page 39

## Godson **3A1000** Processor User Manual Part 1

Core1 _IPI_Clear	0x3ff0110c	W	IPI_Clear register of processor core 1
Core1_MailBox0	0x3ff01120	R	IPI_MailBox0 register of processor core 1
Core1_MailBox1	0x3ff01128	RW	IPI_MailBox1 register of processor core 1
Core1_MailBox2	0x3ff01130	W	IPI_MailBox2 register of processor core 1
Core1_MailBox3	0x3ff01138	W	IPI_MailBox3 register of processor core 1

## Table 6-4 Internuclear Interrupt and Communication Register List of No. 2 Processor Core

name	address	Authority	description
Core2_IPI_Status	0x3ff01200	R	IPI_Status register of processor core 2
Core2_IPI_Enalbe	0x3ff01204	RW	IPI_Enalbe register of processor core 2
Core2_IPI_Set	0x3ff01208	W	IPI_Set register of processor core 2
Core2 _IPI_Clear	0x3ff0120c	W	IPI_Clear register of processor core 2
Core2_MailBox0	0x3ff01220	R	IPI_MailBox0 register of processor core 2
Core2 MailBox1	0x3ff01228	RW	IPI MailBox1 register of processor core 2

Core2_MailBox2	0x3ff01230	W	IPI_MailBox2 register of processor core 2
Core2 MailBox3	0x3ff01238	W	IPI MailBox3 register of processor core 2

Table 6-5 List of Internuclear Interrupts and Communication Registers of Processor Core

name	address	Authori	ity description
Core3_IPI_Status	0x3ff01300	R	IPI_Status register of processor core 3
Core3_IPI_Enalbe	0x3ff01304	RW	IPI_Enalbe register of processor core 3
Core3_IPI_Set	0x3ff01308	W	IPI_Set register of processor core 3
Core3 _IPI_Clear	0x3ff0130c	W	IPI_Clear register of processor core 3
Core3_MailBox0	0x3ff01320	R	IPI_MailBox0 register of processor core 3
Core3_MailBox1	0x3ff01328	RW	IPI_MailBox1 register of processor core 3
Core3_MailBox2	0x3ff01330	W	IPI_MailBox2 register of processor core 3
Core3_MailBox3	0x3ff01338	W	IPI_MailBox3 register of processor core 3

Listed above are the inter-core interrupt related messages for a single-node multiprocessor system composed of a single Loongson 3A1000 chip

Memory list. When using multiple Loongson 3A1000 interconnects to form a multi-node CC-NUMA system, the node pairs in each chip

Should be a system global node number, the IPI register address of the processor core in the node is based on the above table and the base of the node

The address of the No. 0 processor of the No. node is 0x10003ff01000, and so on.

27

## Page 40

## Godson **3A1000** Processor User Manual Part 1

# 7 I / O interrupt

Loongson 3A1000 chip supports up to 32 interrupt sources, which are managed in a unified manner, as shown in Figure 7-1 below,

An IO interrupt source can be configured as enabled, triggered, and routed to the processor core interrupt pin.

HT-1 INT7	31			
			IP0	
HT-1 INT0	twenty four		IP1	CORE
	twenty three	•		CORE 0
HT-0 INT7	twenty three		IP3	
<del></del>				
HT-0 INT0	16			
PCI perr & serr	15		IP0	
Reserve	14		IP1	CORE 1
Barrier INT	13	can	IP2	CORL
DDR2-1 INT	12	Match	IP3	
		Set		
DDR2-0 INT	11	in		
LPC INT	10	Break		
MT-1 INT	9	road	IP0	
MT-0 INT	8	by	IP1	CORE 2
PCI INTn3	7		IP2	CORE 2
DCI DIT 2	6		IP3	
PCI INTn2	O			
PCI INTn1	5			
PCI INTn0	4			
INTn3	3		IP0	
	2		IP1	CORE 3

INTn2 INTn1	1	IP:
INTn0	0	IP:

Figure 7-1 Loongson 3A1000 processor interrupt routing diagram

Interrupt related configuration registers are used to control the corresponding interrupt lines in the form of bits.

See Table 7-1 for sexual configuration. The interrupt enable (Enable) configuration has three registers: Intenset, Intenclr and

Inten. Intenset sets the interrupt enable, and the interrupt corresponding to the bit written to 1 in the Intenset register is enabled. Intenclr

The clear interrupt is enabled, and the interrupt corresponding to the bit written in the Intenclr register is cleared. Inten register reads the current interrupt

Enabled situation. The interrupt signal in the form of pulse (such as PCI\_SERR) is selected by the Intedge configuration register, write 1

Display pulse trigger, write 0 to indicate level trigger. The interrupt handler can clear the pulse record through the corresponding bit of Intenclr record.

28

#### Page 41

#### Godson 3A1000 Processor User Manual Part 1

Table 7-1 Interrupt Control Register

Bit field		Access properties / default			
	Intedge	Inten	Intenset	Intenclr	Interrupt source
3: 0	RW / 0	R / 0	W / 0	W / 0	Sys_int0-3
7: 4	RO / 0	R / 0	RW / 0	RW / 0	PCI_INTn
8	RO / 0	R / 0	RW / 0	RW / 0	Matrix_int0
9	RO / 1	R / 0	RW / 0	RW / 0	Matrix_int1
10	RO / 1	R / 0	RW / 0	RW / 0	Lpc
12: 11	RW / 0	Keep	Keep	Keep	Mc0-1
13	RW / 0	R / 0	RW / 0	RW / 0	Barrier
14	RW / 0	R / 0	RW / 0	RW / 0	Keep
15	RW / 0	R / 0	RW / 0	RW / 0	Pci_perr
23: 16	RW / 0	R / 0	RW / 0	RW / 0	HT0 int0-7
31: 24	RW / 0	R / 0	RW / 0	RW / 0	HT1 int0-7

Table 7-2 IO Control Register Address

name	Address offset	description
Intisr	0x3ff01420	32-bit interrupt status register
Inten	0x3ff01424	32-bit interrupt enable status register
Intenset	0x3ff01428	32-bit setting enable register
Intenclr	0x3ff0142c	32-bit clear enable register
Intedge	0x3ff01438	32-bit trigger mode register
CORE0_INTISR	0x3ff01440	32-bit interrupt status routed to CORE0
CORE1_INTISR	0x3ff01448	32-bit interrupt status routed to CORE1
CORE2_INTISR	0x3ff01450	32-bit interrupt status routed to CORE2
CORE3 INTISR	0x3ff01458	32-bit interrupt status routed to CORE3

Four processor cores are integrated in Loongson 3A1000. The above 32-bit interrupt sources can be selected through software configuration. The target processor core is expected to be interrupted. Further, the interrupt source can be selected to route to any of the processor core interrupts Meaning one, that is, IP2 to IP5 corresponding to CP0\_Status. Each of the 32 I / O interrupt sources corresponds to an 8-bit path By the controller, its format and address are shown in Tables 7-3 and 7-4 below. The routing register is routed in a vector way Select, such as 0x48 to route to INT2 of processor 3.

Table 7-3 Interrupt Routing Register Description

Bit field Explanation

- 3: 0 Routed processor core vector number
- 7: 4 Routed processor core interrupt pin vector number

29

# Page 42

## Godson **3A1000** Processor User Manual Part 1

## Table 7-4 Interrupt Routing Register Address

name	Address offset	description	name	Address offset	description
Entry0 0x3ff01400 Sys_int0		Entry16 0x3ff01410 HT0-int0			
Entry1 0x	3ff01402 Sys_int1		Entry17 0x	3ff01411 HT0-int	:1
Entry2 0x	3ff01403 Sys_int2		Entry18 0x	3ff01412 HT0-int	2
Entry3 0x	3ff01404 Sys_int3		Entry19 0x	3ff01413 HT0-int	3
Entry4 0x	3ff01405 Pci_int0		Entry20 0x	3ff01414 HT0-int	:4
Entry5 0x	3ff01406 Pci_int1		Entry21 0x	3ff01415 HT0-int	:5
Entry6 0x	3ff01407 Pci_int2		Entry22 0x	3ff01416 HT0-int	6
Entry7 0x	3ff01408 Pci_int3		Entry23 0x	3ff01417 HT0-int	.7
Entry8 0x	3ff01409 Matrix ir	nt0	Entry24 0x	3ff01418 HT1-int	0
Entry9 0x	3ff0140a Matrix in	nt1	Entry25 0x	3ff01419 HT1-int	:1
Entry10 0	x3ff0140b Lpc int		Entry26 0x	3ff0141a HT1-int	2
Entry11 0	x3ff0140c Mc0		Entry27 0x	3ff0141b HT1-int	3
Entry12 0	x3ff0140d Mc1		Entry28 0x	3ff0141c HT1-int	4
Entry13 0	x3ff0140e Barrier		Entry29 0x	3ff0141d HT1-int	:5
Entry14 0	x3ff0140f reserved	l	Entry30 0x	3ff0141e HT1-int	6
Entry15 0x3ff0140f Pci_perr / serr Entry31 0x3ff0141f HT1-int7					

30

## 8 DDR2 / 3 SDRAM controller configuration

The design of the integrated memory controller inside Loongson No. 3 processor complies with the industry standard of DDR2 / 3 SDRAM (JESD79-2 And JESD79-3). In the Godson 3 processor, all memory read / write operations are implemented in compliance with JESD79-2B and The provisions of JESD79-3.

## 8.1 Overview of DDR2 / 3 SDRAM controller functions

Loongson No. 3 processor supports a maximum of 4 CS (implemented by 4 DDR2 SDRAM chip select signals, that is, two double-sided memory Article), contains a total of 18-bit address bus (ie: 15-bit row and column address bus and 3-bit logical Bank bus).

When Loongson No. 3 processor chooses to use different memory chip types, it can adjust the DDR2 / 3 controller parameter settings

To support. Among them, the maximum number of chip selects (CS\_n) supported is 4, the number of row addresses (RAS\_n) is 15, and the column addresses

The number of (CAS\_n) is 14, and the number of logical body selection (BANK\_n) is 3. The maximum supported address space is 128GB (237).

The physical address of the memory request sent by the CPU will be converted according to the method shown in the figure below:

Taking the 4GB address space as an example, follow the configuration below:

Chip select = 4 Bank number = 8

Number of row addresses = 12 Number of column addresses = 12

Figure 8-1 Conversion of DDR2 SDRAM row and column addresses and CPU physical addresses

The memory control circuit integrated in the Loongson 3 processor only accepts memory read / write requests from the processor or external devices.

Demand, in all memory read / write operations, the memory control circuit is in the slave state.

The memory controller in Loongson No. 3 processor has the following characteristics:

- Full pipeline operation of commands and read and write data on the interface
- Memory commands are combined and sorted to improve overall bandwidth
- Configure register read and write ports, you can modify the basic parameters of the memory device
- Built-in dynamic delay compensation circuit (DCC) for reliable transmission and reception of data
- The ECC function can detect 1-bit and 2-bit errors on the data path, and can automatically detect 1-bit errors.

  Error correction
- Support 133-400MHZ working frequency

## 8.2 DDR2 / 3 SDRAM read operation protocol

 $The \ protocol\ of\ DDR2\ /\ 3\ SDRAM\ read\ operation\ is\ shown\ in\ Figure\ 11-2.\ In\ the\ figure,\ the\ command\ (Command,\ CMD\ for\ short)\ consists\ of\ con$ 

31

#### Page 44

Godson **3A1000** Processor User Manual Part 1

 $RAS\_n, CAS\_n \ and \ WE\_n \ are \ composed \ of \ three \ signals. For \ read \ operations, RAS\_n = 1, CAS\_n = 0, and \ WE\_n = 1.$ 

In the figure above, Cas Latency (CL) = 3, Read Latency (RL) = 3, and Burst Length = 8.

## 8.3 DDR2 / 3 SDRAM write operation protocol

The protocol of DDR2 / 3 SDRAM write operation is shown in Figure 11-3. The command CMD in the figure is composed of RAS\_n, CAS\_n and

WE\_n is composed of three signals. For write operations,  $RAS_n = 1$ ,  $CAS_n = 0$ , and  $WE_n = 0$ . In addition, with the read operation

Differently, write operations require DQM to identify the mask of the write operation, that is, the number of bytes to be written. DQM is the same as the DQs signal in the figure step.

#### Figure 8-3 DDR2 SDRAM write operation protocol

In the above picture, Cas Latency (CL) = 3, Write Latency (WL) = Read Latency (RL) -1 = 2,

Burst Length = 4.

## 8.4 DDR2 / 3 SDRAM parameter configuration format

Since different types of DDR2 / 3 SDRAM may be used in the system, after power-on reset

DDR2 / 3 SDRAM configuration. The detailed configuration operation and configuration process are specified in JESD79-2B and JESD79-3,

32

#### Page 45

## Godson 3A1000 Processor User Manual Part 1

DDR2 / 3 is not available until the DDR2 / 3 memory initialization operation is completed. The sequence of memory initialization operations is as follows under:

- (1) When the system is reset, all the registers in the controller will be cleared to their initial values.
- (2) The system is reset.

Then decide

(3) Send a 64-bit write command to the configuration register address to configure all 180 configuration registers. If you write

CTRL\_03, the parameter START should be set to 0. All registers must be properly configured to work properly.

(4) Send a 64-bit write instruction to the configuration register CTRL\_03. In this case, the parameter START should be set to 1. After the end The memory controller will automatically initiate initialization commands to the memory.

In the design of Loongson 3 processor, the configuration of DDR2 / 3 SDRAM needs to be

 $Before \ using \ memory, configure \ the \ memory \ type. \ The \ specific \ configuration \ operation \ is \ to \ physical \ address \ 0x0000 \ 0000 \ 0FF0 \ 0000$ 

The corresponding 180 64-bit registers write the corresponding configuration parameters. A register may include multiple, one, and

Subparameter data. The meanings of these configuration registers and the parameters they contain are as follows (unused bits in the registers are reserved

Bit), a register configuration method based on DDR2 667 is also given in the table, the specific configuration can be based on the actual situation

Table 8-1 DDR2 SDRAM configuration parameter register format

parameter name Bit Default value range description

CONF\_CTL\_00 [63: 0] Offset: 0x00

DDR2 667: 0x0000010000000101

Whether the controller is allowed to automate a bank

CONCURRENTAP 48:48 0x0 0x0-0x1 During precharge, issue a command to another bank. Note:

Some memory modules are not supported

BANK_SPLIT_EN	40:40	0x0	0x0-0x1	Whether to allow the command queue reordering logic to split the bank (Split)		
AUTO_REFRESH_M ODE	32:32	0x0	0x0-0x1	Set whether auto-refresh is at the next burst or next Command boundary issue		
AREFRESH	24:24	0x0	0x0-0x1	According to the setting of the auto_refresh_mode parameter, send to the memory  Automatic refresh command (write only)		
AP	16:16	0x0	0x0-0x1	Whether to enable the automatic refresh function of the memory controller, set to 1, indicating Memory access is CLOSE PAGE mode.		
ADDR_CMP_EN	8: 8	0x0	0x0-0x1	Whether to allow command queue reordering logic to address conflicts  Testing		
CONF_CTL_01 [63: 0] Offse	et: 0x10		DDR2 667	DDR2 667: 0x000001100010000		
FWC	56:56	0x0	0x0-0x1	Whether write check is mandatory, when this parameter is set, memory  The controller will use the number and data specified by the xor_check_bits parameter		
33						

# Page 46

				Write VOP to memory (write only)
				Write XOR to memory (write only)
				Whether to allow the controller to open the fast write function. Open Quick Write
FAST_WRITE	48:48	0x0	0x0-0x1	After the function is enabled, the controller sends the memory mode after receiving all the written data.
				The block issues a write command.
ENABLE_QUICK_SR	40:40	0x0	0x0-0x1	Whether to enable fast self-refresh. When this parameter is enabled, the memory
EFRESH	10.10	0.10	0.10 0.11	The self-refresh state is entered before the initialization of
EIGHT_BANK_MODE 32	:32	0x0	0x0-0x1 ir	ndicates whether the memory module has 8 banks
ECC_DISBALE_W_U	24.24			When the write operation detects an unrecoverable error, is it forbidden to
C_ERR	24:24	0x0	0x0-0x1	Memory verification code is set to error
DQS_N_EN	16:16	0x0	0x0-0x1 S	et whether the DQS signal is single-ended or differential.
				Indicates whether the DLL is locked (read-only), only if the DLL is locked
DLLLOCKREG	0: 0	0x0	0x0-0x1	After that, the read and write operations initiated to the memory can effectively reach the internal
				Memory, so you can use this bit to determine when to write memory for the first time.
CONF_CTL_02 [63: 0] Of	fset: 0x20		DDR2 66	7: 0x0100010100000000
PRIORITY_EN	56:56	0x0	0x0-0x1 V	Whether to enable command queue reordering logic to use priority
				When this parameter is enabled, the memory controller will use pre-charge
DOWED DOWN	40-40	00	00-01	Command to close all pages of the memory module and enable the clock enable signal
POWER_DOWN	48:48	0x0	0x0-0x1	Is low, do not send all commands received until this parameter is reset
				New setting is 0
PLACEMENT_EN	40:40	0x0	0x0-0x1 V	Whether to enable command reordering logic
ODT ADD THEN CL				In the middle of fast back-to-back read or write commands for different chip selections
ODT_ADD_TURN_CL K EN	32:32	0x0	0x0-0x1	Whether to insert a turn-around clock. usually,
K_EN				Inserting such a cycle is needed for memory.
NO CMD BUT	24.24	0.0	0.001	In the memory initialization process, whether to prohibit the
NO_CMD_INIT	24:24	0x0	0x0-0x1	Issue other commands within tDLL time
				Whether to use autoprecharge command to add the same
INTRPTWRITENA	16:16	0x0	0x0-0x1	Other write commands of bank interrupt the previous write command
				Whether to use autoprecharge command to add the same
INTRPTREADA	8: 8	0x0	0x0-0x1	The other read commands of the bank interrupt the previous read command
DITENTANDI INCT	0. 0	00	00-01	Whether to allow the other bank's other commands to interrupt the current
INTRPTAPBURST	0: 0	0x0	0x0-0x1	auto-precharge command

CONF_CTL_03 [63: 0] Offset: 0x30			DDR2 667: 0x0101010001000000			
SWAP_PORT_RW_S				When swap_en is enabled, this parameter determines whether the same end		
AME_EN	56:56	0x0	0x0-0x1	Exchange similar commands on the mouth		
SWAP_EN	48:48	0x0	0x0-0x1 W	hen the command queue reordering logic is enabled, when the high priority command		
34						

				When arriving, whether to exchange the command being executed with the new command
				Whether to initialize the memory. All parameters are required
CT A DT	40-40	00	0-0 0-1	After the configuration is complete, set this bit to allow the memory to enter initialization
START	40:40	0x0	0x0-0x1	Configuration. Configure this before completing the configuration of other bits
				Bit, it is likely to cause memory access errors.
SREFRESH	32:32	0x0	0x0-0x1 W	hether the memory module enters the self-refresh working mode
DW 44145 514	24.24			Whether to consider the same bank in the command queue reordering logic
RW_SAME_EN	24:24	0x0	0x0-0x1	Reorganization of read and write commands
REG_DIMM_EN	16:16	0x0	0x0-0x1 W	hether to enable registered DIMM memory module
REDUC	8: 8	0x0	0x0-0x1	Whether to use only 32-bit wide memory data channels, usually
REDUC	0. 0	OXO	0.00-0.01	In this case, the bit should not be set
PWRUP_SREFRESH	0.0	00	0-0 0-1	Use self-refresh command instead of normal memory initialization
_EXIT	0: 0	0x0	0x0-0x1	Command to exit power-down mode
CONF_CTL_04 [63: 0] Offse	et: 0x40		DDR2 667	7: 0x0102010100010101
				Enable the on-chip terminating resistor of the memory module.
RTT_0	57:56	0x0	0x0-0x3	00 –disable
				Other-enable, the size of the resistor is determined by the value in mrs_data
				Set the error detection and correction mode of ECC
				2'b00 - without ECC
CTRL_RAW	49:48	0x0	0x0-0x3	2'b01-only report errors, not correct them
				2'b10-No ECC device is used
				2'b11-Error correction using ECC
AXI0_W_PRIORITY	41:40	0x0	0x0-0x3 Se	et AXI0 port write command priority
AXI0_R_PRIORITY	33:32	0x0	0x0-0x3 Se	et the priority of AXI0 port read command
				Whether to write the EMRS register of the memory module (write only), each time
WRITE_MODEREG	24:24	0x0	0x0-0x1	When writing 1, the controller will set emrs_data and
				mrs_data is sent to memory.
WRITEINTERP	16:16	0x0	0x0-0x1 de	efines whether a read command can be used to interrupt a write burst
				Whether to enable the auto refresh function inside the controller, the usual situation
TREF_ENABLE	8: 8	0x0	0x0-0x1	In this case, the bit should be set to 1
				Whether to issue auto-prechareg before the tRAS time expires
TRAS_LOCKOUT	0: 0	0x0	0x0-0x1	command
CONF_CTL_05 [63: 0] Offse	et: 0x50		DDR2 667	7: 0x0700000404050100
Q_FULLNESS	58:56	0x0	0x0-0x7 de	efines how many commands are in the memory controller command queue
35				
55				

C	omm	and	queue	is full			
_							

PORT_DATA_ERROR _TYPE	50:48	0x0	0x0-0x7	Define the data error type on the memory controller port (read only)  Bit 0-The number of burst data is greater than 16  Bit 1-Write data interleaving  Bit 2-ECC 2 bit error
OUT_OF_RANGE_TY PE	42:40	0x0	0x0-0x7 d	efines the type of error when an out-of-bounds access occurs (read only)
MAX_CS_REG	34:32	0x4	0x0-0x4 d	efines the number of chip selects used by the controller (read only)
COLUMN_SIZE	26:24	0x0	0x0-0x7	Set the difference between the actual number of column addresses and the maximum number of column addresses (14)  The value should be configured according to the specific memory particles.  Number of column addresses used in memory = 14-COLUMN_SIZE
CASLAT	18:16	0x0	0x0-0x7	Set the CAS latency value. Should be based on specific memory particles  Configure at different operating frequencies.
ADDR_PINS	10: 8	0x0	0x0-0x7	Set the difference between the number of actual address pins and the maximum number of addresses (15) value  Number of address lines used in memory = 15 – ADDR_PINS
CONF_CTL_06 [63: 0] Offset: 0x60				7: 0x0a04040603040003
APREBIT	59:56	0x0	0x0-0xf	Define which address line is used to issue autoprecharge to memory  Order, generally bit 10.
WRLAT	50:48	0x0	0x0-0x7	When the write command is issued until the first data is received (According to the number of clock cycles), at the same time decide when to make the corresponding ODT The signal is valid.  Note: When WRLAT = (CASLAT_LIN / 2), it will not Add an extra delay between CS reading and writing.
TWTR	42:40	0x0	0x0-0x7	Define the clock period required to switch from write command to read command  Number, need to be configured according to specific memory particles and operating frequency  Set.
TWR_INT	34:32	0x0	0x0-0x7	Define the write recovery time of the memory module, according to the specific memory  Particles and operating frequency are configured.
TRTP	26:24	0x0	0x0-0x7	Define the number of memory module read commands to precharge cycles  It should be configured according to specific memory particles and operating frequency.
TRRD	18:16	0x0	0x0-0x7	Define the active command interval to different banks, need  Configure according to specific memory particles and operating frequency.
TCKE	2: 0	0x0	0x0-0x7 d	efines the minimum pulse width of CKE signal

36

# Godson **3A1000** Processor User Manual Part 1

CONF_CTL_07 [63: 0] Off	fset: 0x70		DDR2 667: 0x0f0e0200000f0a0a		
MAX_ROW_REG	59:56	0xf	0x0-0xf system maximum number of line addresses (read only)		
MAX_COL_REG	51:48	0xe	0x0-0xe system maximum number of column addresses (read only)		
INITAREF	43:40	0x0	Define the autorefresh command to be executed during system initialization  0x0-0xf  Order number. Set to 2 for DDR2 and 0 for DDR3.		
CS_MAP	19:16	0x0	Define the available chip select signals, this parameter should be based on the actual use  The number of chip selects is used for correct configuration. Incorrect configuration will guide  Memory access that caused the error. The four digits of this parameter correspond to  CS0- CS3		

When the board trace delay is DDR2 clock cycle

				$0.5 \sim 1.5$ times: CASLAT_LIN = CASLAT $\times 2$
CASLAT_LIN	3:0	0x0	0x0-0xf	Less than 0.5 times: CASLAT_LIN = CASLAT $\times$ 2-1
				Greater than 1.5 times: CASLAT_LIN = CASLAT $\times$ 2 + 1
				(In half clock cycles)
CONF_CTL_08 [63: 0] Offset	: 0x80		DDR2 667	7: 0x0804020108040201
				When CS3 has a write command, the specified CS ODT will be terminated.
				The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip
ODT_WR_MAP_CS3 59:56		0x0	0x0-0xf	The requirements for ODT configuration in the manual. The four digits of the parameter
				Do not correspond to CS0-CS3
				Define the CS2 ODT terminal when CS2 has a write command
		0x0	0x0-0xf	The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip
ODT_WR_MAP_CS2 51:48				The requirements for ODT configuration in the manual. The four digits of the parameter
				Do not correspond to CS0-CS3
	0			When CS1 has a write command, the ODT of the specified CS will be terminated.
				The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip
ODT_WR_MAP_CS1 43:40		0x0	0x0-0xf	The requirements for ODT configuration in the manual. The four digits of the parameter
				Do not correspond to CS0-CS3
				When CS0 has a write command, the ODT of the specified CS will be terminated.
				The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip
ODT_WR_MAP_CS0 35:32		0x0	0x0-0xf	The requirements for ODT configuration in the manual. The four digits of the parameter
				Do not correspond to CS0-CS3
				Define the CS3 ODT terminal when CS3 has a read command
	:24	0x0		The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip
ODT_RD_MAP_CS3 27:24			0x0-0xf	The requirements for ODT configuration in the manual. The four digits of the parameter
				Do not correspond to CS0-CS3

37

				Godson <b>3A1000</b> Processor User Manual Part 1
ODT_RD_MAP_CS2 19:10	5	0x0	0x0-0xf	Define the CS2 ODT terminal when CS2 has a read command  The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip  The requirements for ODT configuration in the manual. The four digits of the parameter  Do not correspond to CS0-CS3
ODT_RD_MAP_CS1	11: 8	0x0	0x0-0xf	Define the CS1 ODT terminal when CS1 has a read command  The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip  The requirements for ODT configuration in the manual. The four digits of the parameter  Do not correspond to CS0-CS3
ODT_RD_MAP_CS0	3: 0	0x0	0x0-0xf	When CS0 has a read command, the ODT of the specified CS will be terminated.  The terminal resistance is valid, the specific configuration should refer to the corresponding memory chip  The requirements for ODT configuration in the manual. The four digits of the parameter  Do not correspond to CS0-CS3
CONF_CTL_09 [63: 0] Off	set: 0x90 DDF	R2 667: 0x00	00070d00000	000
OCD_ADJUST_PUP_ CS0	60:56	0x0	0x0-0x1f	Set the memory module chip select 0 OCD pull-up adjustment value. Memory control  The controller will initialize the memory module  Group issues OCD adjustment commands
OCD_ADJUST_PDN_ CS0	52:48	0x0	0x0-0x1f	Set the memory module chip select 0 OCD pull-down adjustment value. Memory control  The controller will initialize the memory module  Group issues OCD adjustment commands
TRP	43:40	0x0	0x0-0xf	Define the clock cycle required for the memory module to execute pre-charge  Number of periods, need to be allocated according to specific memory particles and operating frequency

Set

When the auto-precharge parameter is set, this parameter defines

The number of auto-precharge and write recovery clock cycles.

TDAL 35:32 0x0 0x0-0xf

TDAL = auto-precharge + write recovery

This parameter takes effect only after the AP is set.

Type of command error on the port (read only)

Bit 0-Data bit width is too large

PORT\_CMD\_ERROR

PORT\_CMD\_ERROR

19:16 0x0 0x0-0xf Bit 1 – Keyword priority address misalignment

\_TYPE

Bit 2 – Keyword priority word count is not a power of 2

Bit 3-Error in narrow transform

CONF\_CTL\_10 [63: 0] Offset: 0xa0 DDR2 667: 0x0000003f3f140612

COMMAND\_AGE\_CO
UNT

Ox0

Ox0-0x3f defines the command queue reordering logic when using the aging algorithm
The initial aging value of the command

AGE\_COUNT

29:24

Ox0

Ox0-0x3f defines the command queue reordering logic when using the aging algorithm

38

# Page 51

### Godson **3A1000** Processor User Manual Part 1

				The initial aging value of the command
				Define the active commands between the same bank of the memory module
TRC	20:16	0x0	0x0-0x1f	The number of clock cycles, according to the specific memory particles and operating frequency
				To configure.
TMRD				Define the clock cycle required to configure the memory module mode register
	12: 8	0x0	0x0-0x1f	Number, usually 2 cycles
TFAW	4: 0	0x0	0x0-0x1f de	efines the tFAW parameter of the memory module, used when there are 8 logical banks

### CONF\_CTL\_12 [63: 0] Offset: 0xc0 DDR2 667: 0x00002c0511000000

TRFC	47:40	0x0	0x0-0xff	Define the number of clock cycles required for the refresh operation of the memory module.  Configure according to specific memory particles and operating frequency.		
TRCD_INT	39:32	0x0	0x0-0xff	Define the number of clock cycles between the memory module RAS and CAS,  Need to be configured according to specific memory particles and operating frequency.		
TRAS_MIN	31:24	0x0	0x0-0xff	Define the minimum clock cycle of the effective command of the memory module row address number		
OUT_OF_RANGE_LE NGTH	23:16	0x0	0x0-0xff Command length when out-of-bounds access occurs (read only)			
ECC_U_SYND	15: 8	0x0	0x0-0xff C	0x0-0xff Cause of 2bit uncorrectable error (read only)		
ECC_C_SYND	7: 0	0x0	0x0-0xff Cause of 1-bit error correction error (read only)			

# CONF\_CTL\_17 [63: 0] Offset: 0x110 DDR2 667: 0x00000000000000c2d

				Define the clock interval between two refresh commands of the memory module.
TREF	13:0	0x0	0x0-0x3ff	
				Configure according to specific memory particles and operating frequency.

# CONF\_CTL\_18 [63: 0] Offset: 0x120 DDR2 667: 0x001c0000000000000

AXI0_EN_LT_WIDTH_	62.40	0.0000	0x0-0xffff	Defines whether the AXI0 port receives memory accesses that are less than 64 bits wide
INSTR	63:48	0x0000		ask

# CONF\_CTL\_19 [63: 0] Offset: 0x130 DDR2 667: 0x6d56000302000000

				Define the maximum number of clock cycles for the effective command of the memory module
TRAS MAX	63:48	0x0000	0x0-0xffff	
_				It should be configured according to specific memory particles and operating frequency.

# Godson 3A1000 Processor User Manual

TPDEX	47:32	0x0000	0x0-0xffff c	letines the number of clock cycles for the memory module power-down exit command
TDLL	31:16	0x0000	0x0-0xffff d	lefines the number of clock cycles required to lock the memory module DLL
				Define the clock between the memory module clock and the precharge
TCPD	15: 0	0x0000	0x0-0xffff	Number of cycles, need to be based on specific memory particles and operating frequency
				Configuration.

39

# Page 52

# Godson **3A1000** Processor User Manual Part 1

				Godson 3A1000 Processor User Manual Part 1			
CONF_CTL_20 [63: 0] Offset: 0x140 DDR2 667: 0x0000204002000030							
				When the fwc parameter is set, the check bit of the next write operation will be			
XOR_CHECK_BITS	63:48	0x0000	0x0-0xffff	Write to memory after XOR with this parameter			
VERSION	47:32	0x2040	0x2040 De	fine the memory controller version number (read only)			
TXSR	31:16	0x0000	0x0-0xffff d	efines the number of clock cycles required for memory module self-refresh exit			
TXSNR	15: 0	0x0000	0x0-0xffff d	efines the memory module tXSNR parameters			
CONF_CTL_21 [63: 0] Offset: 0x150 DDR2 667: 0x00000000000000000000000000000000000							
ECC_C_ADDR [36: 8] 60:32	2	0x0	0x0-0x1fffffff f	Record address information when a 1bit ECC error occurs (read only)			
ECC_C_ADDR [7: 0]	31:24	0x0000	0x0-0x1fffffff f	Record address information when a 1bit ECC error occurs (read only)			
				Define the number of clock cycles required for memory module initialization			
TINIT	23: 0	0x0000 0x	0-0xfffff	Configure according to specific memory particles and operating frequency. Generally for			
				200us.			
CONF_CTL_22 [63: 0] Offse	et: 0x160 D	DR2 667: 0x0	000000000000000000000000000000000000000	000			
ECC_U_ADDR [36:32] 36:3	2	0x0	0x0-0x1fffffff f	Record address information when a 2bit ECC error occurs (read only)			
ECC_U_ADDR [31: 0]	31:0	0x0	0x0-0x1fffffff f	Record address information when a 2bit ECC error occurs (read only)			
CONF_CTL_23 [63: 0] Offse	et: 0x170 D	DR2 667: 0x0	000000000000000000000000000000000000000	000			
OUT_OF_RANGE_AD DR [36:32]	36:32	0x0	0x0-0x1fffffff f	Record address information when cross-border access occurs (read only)			
OUT_OF_RANGE_AD DR [31: 0]	31: 0	0x0	0x0-0x1fffffff f	Record address information when cross-border access occurs (read only)			
CONF_CTL_24 [63: 0] Offs	et: 0x180 D	DR2 667: 0x0	000000000000000000000000000000000000000	000			
PORT_CMD_ERROR _ADDR [36:32]	36:32	0x0	0x0-0x1fffffff f	Record address information when a command error occurs on the port (read only)			
PORT_CMD_ERROR _ADDR [31: 0]	31:0	0x0	0x0-0x1fffffff f	Record address information when a command error occurs on the port (read only)			
CONF_CTL_25 [63: 0] Offs	et: 0x190 D	DR2 667: 0x0	000000000000000000000000000000000000000	000			
ECC_C_DATA [63:32] 63:3	2	0x0	0x0-0x1fffffff f	Record data information when 1bit ECC error occurs (read only)			
ECC_C_DATA [31: 0]	31: 0	0x0	0x0-0x1fffffff f	Record data information when 1bit ECC error occurs (read only)			

40

### Godson **3A1000** Processor User Manual Part 1

CONF_CTL_26 [63: 0] Offset: 0x1a0 DDR2 667: 0x0000000000	00000000
--	----------

ECC_U_DATA [63:32] 63:32		0x0	0x0-0x1fffffff f	Record data information when 2bit ECC error occurs (read only)
ECC_U_DATA [31: 0]	31: 0	0x0	0x0-0x1fffffff	Record data information when 2bit ECC error occurs (read only)

CONF\_CTL\_27 [63: 0] Offset: 0x1b0 DDR2 667: 0x00000000000000000

CKE effective delay.

CKE\_DELAY 2: 0 0x0 0x0-0x7 Note: Used to control the response of the internal srefresh\_enter command

Time, invalid for Godson No. 3.

CONF\_CTL\_29 [63: 0] Offset: 0x1d0 DDR2 667: 0x0103070400000101

TDFI_PHY_WRLAT_B	50.56	00	0-0.0-6	Set the delay required to write data in DDR PHY. For the dragon
ASE	59:56	0x0	0x0-0xf	The value of core 3 should be 2
TDFI_PHY_WRLAT	51:48	0x0	0x0-0xf	Used to display the actual interval from write command to write data issue Number of cycles (read only)
TDFI_PHY_RDLAT	44:40	0x0	0x0-0xf se	ets the number of cycles between the read command and the read data return interval
TDFI_CTRLUPD_MIN 35:3	2	0x4	0x0-0xf Sa	ave DFI Tctrlup_min time parameter (read only)
DRAM_CLK_DISABLE 19:	16	0x0	0x0-0xf	Set whether to output DRAM clock signal, each bit corresponds to a chip 选信号。Choice signal. 0: output clock signal; 1: disable output clock signal number.
ODT_ALT_EN	8: 8	0x0	0x0-0x1	Whether to support the ODT signal when CAS = 3.  Note: For Godson No. 3, invalid
DRIVE_DQ_DQS	0: 0	0x0	0x0-0x1 Se	et whether to drive the data bus when the controller is idle

CONF\_CTL\_30 [63: 0] Offset: 0x1e0 DDR2 667: 0x0c2d0c2d0c2d0205

TDFI\_PHYUPD\_TYPE

61:48 0x0000 0x0-0x3fff This value is equal to TREF (read only)

TDFI\_PHYUPD\_RESP 45:32 0x0000 0x0-0x3fff This value is equal to TREF (read only)

TDFI\_CTRLUPD\_MAX 29:16 0x0000 0x0-0x3fff This value is equal to TREF (read only)

TDFI\_RDDATA\_EN\_B

12: 8

0x00

0x0-0x1f

between. For Godson 3 this value is 2

Used to display the actual week from when the read command is issued to when the read data is returned TDFI\_RDDATA\_EN 4: 0 0x00 0x0-0x1f Period

CONF\_CTL\_31 [63: 0] Offset: 0x1f0 DDR2 667: 0x0020008000000000

DLL\_CTRL\_REG\_0\_0 63:32 0x00000 0x0-0xffffffff 0th data group (DQ7-DQ0) DLL control signal

41

# Page 54

### Godson **3A1000** Processor User Manual Part 1

24: Control the enable signal of internal DLL, when it is 0, the DLL has  $_{\mbox{effect}}$ 

 $23{:}16{:}$  Control the phase between write data (DQ) and DQS  $\,$ 

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is 8'h20

 $7{:}\ 0{:}\ Control$  the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

DFT\_CTRL\_REG 7: 0 0x00 0x0-0xff test enable signal, 0x0 is normal working mode

CONF\_CTL\_32 [63: 0] Offset: 0x200 DDR2 667: 0x0020008000200080

The second data group (DQ23-DQ16) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has

effect

DLL\_CTRL\_REG\_0\_2 63:32 0x000000 0x0-0xffffffff

23:16: Control the phase between write data (DQ) and DQS

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is  $8\mbox{'h}20$ 

7: 0: Control the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

The first data group (DQ15-DQ8) DLL control signal

24: Control the enable signal of internal DLL, when it is 0

DLL works

DLL\_CTRL\_REG\_ 31: 0 0x0000 ff ff

23:16: Between control write data (DQ) and DQS

Phase relationship, each value is expressed as (1 / precision) \*

360. In Godson 3, this value is generally 1/4,

Ie 8'h20

7: 0: Control the accuracy of the internal DLL.

In, this value is generally 8'h80

CONF\_CTL\_33 [63: 0] Offset: 0x210 DDR2 667: 0x0020008000200080

The fourth data group (DQ39-DQ32) DLL control letter

number

24: Control the enable signal of internal DLL, when it is 0

23:16: Between control write data (DQ) and DQS

Phase relationship, each value is expressed as (1 / precision) \*

360. In Godson 3, this value is generally 1/4,

Ie 8'h20

42

### Page 55

# Godson ${\bf 3A1000}$ Processor User Manual Part 1

7: 0: Control the accuracy of the internal DLL.

In, this value is generally 8'h80

The third data group (DQ31-DQ24) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has  $\,$ 

effect

 23:16: Control the phase between write data (DQ) and DQS

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is 8'h20

7: 0: Control the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

CONF\_CTL\_34 [63: 0] Offset: 0x220 DDR2 667: 0x0020008000200080

Data group 6 (DQ55-DQ48) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has

effect

 23:16: Control the phase between write data (DQ) and DQS  $\,$ 

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is 8'h20

7: 0: Control the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

The fifth data group (DQ47-DQ40) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has

effect

 23:16: Control the phase between write data (DQ) and DQS

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is 8'h20

7: 0: Control the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

CONF\_CTL\_35 [63: 0] Offset: 0x230 DDR2 667: 0x0020008000200080

8th data group (DQ71-DQ64) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has

effect

23:16: Control the phase between write data (DQ) and DQS

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is 8'h20

7: 0: Control the accuracy of the internal DLL. In Godson 3, this

43

### Page 56

### Godson 3A1000 Processor User Manual Part 1

The value is generally 8'h80

7th data group (DQ63-DQ56) DLL control signal

24: Control the enable signal of internal DLL, when it is 0, the DLL has

effect

Relationship, each value is expressed as (1 / precision) \* 360. In Godson 3

In the number, this value is generally 1/4, which is  $8\mbox{'h}20$ 

 $7{:}\ 0{:}\ Control$  the accuracy of the internal DLL. In Godson 3, this

The value is generally 8'h80

CONF\_CTL\_36 [63: 0] Offset: 0x240 DDR2 667: 0x00001e00000001e00

1st data group DLL control signal

DLL\_CTRL\_REG\_1\_1 63:32 0x0000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

0th data group DLL control signal

DLL\_CTRL\_REG\_1\_0 31: 0 0x00000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

 $CONF\_CTL\_37~[63:0]~Offset:~0x250~DDR2~667:~0x00001e0000001e00$ 

The third data group DLL control signal

 $DLL\_CTRL\_REG\_1\_3\ 63:32 \\ 0x0000\ 0x0-0xffffffff \\ 15:8: When the read data returns, the phase of DQSn is delayed.$ 

5: 0: DLL test control signal, normally 8'h0

The second data group DLL control signal

DLL\_CTRL\_REG\_1\_2 31: 0 0x000000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

CONF\_CTL\_38 [63: 0] Offset: 0x260 DDR2 667: 0x00001e0000001e00

5th data group DLL control signal

DLL\_CTRL\_REG\_1\_5 63:32 0x00000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

4th data group DLL control signal

DLL\_CTRL\_REG\_1\_4 31: 0 0x0000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed. 5: 0:

DLL test control signal, normally 8'h0

CONF\_CTL\_39 [63: 0] Offset: 0x270 DDR2 667: 0x00001e0000001e00

 $\label{eq:thm:control} 7 th \ data \ group \ DLL \ control \ signal \ DLL\_CTRL\_REG\_1\_7 \ 63:32 \\ 0x0000 \ 0x0-0xffffffff$ 

15: 8: When the read data returns, the phase of DQSn is delayed. 5: 0:

44

### Page 57

#### Godson 3A1000 Processor User Manual Part 1

DLL test control signal, normally 8'h0.

6th data group DLL control signal

DLL\_CTRL\_REG\_1\_6 31: 0 0x0000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

CONF\_CTL\_40 [63: 0] Offset: 0x280 DDR2 667: 0x0000000000001e00

DLL OBS REG 0 0 33:32 0x0 0x0-0x3 DLL output of data group 0 in test mode (read only)

8th data group DLL control signal

DLL\_CTRL\_REG\_1\_8 31: 0 0x00000 0x0-0xffffffff 15: 8: When the read data returns, the phase of DQSn is delayed.

5: 0: DLL test control signal, normally 8'h0

 $DLL\_OBS\_REG\_0\_2\ 33:32 \\ 0x0 \\ 0x0-0x3\ DLL\ output\ of\ the\ second\ data\ group\ in\ test\ mode\ (read\ only)$ 

 $DLL\_OBS\_REG\_0\_1 \hspace{1cm} 1:0 \hspace{1cm} 0x0 \hspace{1cm} 0x0-0x3 \hspace{1cm} DLL \hspace{1cm} output \hspace{1cm} of \hspace{1cm} the \hspace{1cm} first \hspace{1cm} data \hspace{1cm} group \hspace{1cm} in \hspace{1cm} test \hspace{1cm} mode \hspace{1cm} (read \hspace{1cm} only)$ 

CONF\_CTL\_42 [63: 0] Offset: 0x2a0 DDR2 667: 0x0x000000000000000000

DLL\_OBS\_REG\_0\_4 33:32 0x0 0x0-0x3 DLL output of the 4th data group in test mode (read only)

DLL\_OBS\_REG\_0\_3 1: 0 0x0 0x0-0x3 DLL output of the 3rd data group in test mode (read only)

DLL\_OBS\_REG\_0\_6 33:32 0x0 0x0-0x3 DLL output of the 6th data group in test mode (read only)

DLL\_OBS\_REG\_0\_5 1: 0 0x0 0x0-0x3 DLL output of the 5th data group in test mode (read only)

DLL\_OBS\_REG\_0\_8 33:32 0x0 0x0-0x3 8th data group DLL output in test mode (read only)

DLL\_OBS\_REG\_0\_7 1: 0 0x0 0x0-0x3 DLL output of the 7th data group in test mode (read only)

CONF\_CTL\_45 [63: 0] Offset: 0x2d0 DDR2 667: 0xf30029470000019d

Data group 0 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

PHY\_CTRL\_REG\_0\_0 63:32 0x00000 0x0-0xfffffffff 26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3  $\,$ 

19: Whether to delay writing data by another cycle

45

### Godson 3A1000 Processor User Manual Part 1

- 18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr Synchronize)
- 17: Does the write data / DQS delay increase the half-cycle delay
- 16: Whether CAS delay is half cycle
- 15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DQS

- 11: 8: The effective end time for writing DQS
- 6: 4: Start time when writing data is valid
- 2: 0: End time when write data is valid

Pin control signal

- 25:22: Corresponding to COMPZCP\_dig
- 21:18: Corresponding to COMPZCN\_dig
- 17: TQ1v8 corresponding to the pin
- 16: Corresponding to the enable signal of the internal feedback pin, active low
- 15: Output enable signal corresponding to internal feedback pin, active low
- 14: Output enable signal corresponding to the data strobe pin, active low
- 13: Output enable signal corresponding to the data shield pin, active low
- 12: Output enable signal corresponding to the data pin, active low
- 11: USEPAD of the corresponding pin
  - 0: Use internal reference voltage;

PAD\_CTRL\_REG\_0 25: 0 0x0000 0x0-0x3ffffff

- 1: Use external reference voltage.
- 8: The enable signal corresponding to the clock pins  $\{1,3,5\}$ , high effective
- 7: Enable signal corresponding to clock pins {0, 2, 4}, high effective
- 6: Enable signal corresponding to address pin, active low
- 5: PROGB1v8 corresponding to the pin
- 4: PROGA1v8 corresponding to the pin

Used to control pin drive capability

- 3: ODTB of the corresponding pin
- 2: ODTA of the corresponding pin

Used to control the pin ODT resistance

ODTA	ODTB	DDRII	DDRII
1	0	150	120

46

### Page 59

# Godson **3A1000** Processor User Manual Part 1

1	1	75	60
0	0	Disable	Disable

1: MODEZI1v8 corresponding to the pin

For Loongson 3, it should be set to 0.

- 0: DDR1v8 corresponding to the pin
  - 0: Corresponding to the 1.8v mode of DDRII
  - 1: 1.5v mode corresponding to DDRIII

CONF\_CTL\_46 [63: 0] Offset: 0x2e0 DDR2 667: 0xf3002947f3002947

Data group 2 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3

PHY CTRL REG 0 2 63:32

0x00000 0x0-0xffffffff

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DQS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

Delay control of the first data group.

28: Whether to use deburring circuit for reading DQS, refer to gate

PHY\_CTRL\_REG\_0\_1 31: 0

0x00000 0x0-0xffffffff

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

47

# Page 60

### Godson 3A1000 Processor User Manual Part 1

26:24: Reading data returns to the timing of sampling completion, from the internal clock.

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

 $15{:}12{:}\ Effective\ start\ time\ for\ writing\ DQS,\ for\ DDR3$ 

It should be opened one cycle earlier than DDR2 to provide particle requirements  $% \left( 1\right) =\left( 1\right) \left( 1\right)$ 

Preamble DQS

11: 8: The effective end time for writing DQS  $\,$ 

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

Data group 4 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

PHY\_CTRL\_REG\_0\_4 63:32

0x00000 0x0-0xffffffff

Level

20: The level of the effective data control signal, which is 0 in Godson 3

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

40

### Page 61

# Godson **3A1000** Processor User Manual Part 1

Preamble DQS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

Data group 3 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

 $26:24: Reading \ data \ returns \ to \ the \ timing \ of \ sampling \ completion, \ from \ the \ internal \ clock$ 

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3

PHY CTRL REG 0 3 31: 0

0x0000 0x0-0xffffffff

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements  $% \left( 1\right) =\left( 1\right) \left( 1\right)$ 

Preamble DQS

11: 8: The effective end time for writing DQS  $\,$ 

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

CONF\_CTL\_48 [63: 0] Offset: 0x300 DDR2 667: 0xf3002947f3002947

Data group 6 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

PHY\_CTRL\_REG\_0\_6 63:32

0x000000 0x0-0xffffffff

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

49

# Page 62

#### Godson 3A1000 Processor User Manual Part 1

#### Level

20: The level of the effective data control signal, which is 0 in Godson 3

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DOS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

Data group 5 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

 $26:24: Reading\ data\ returns\ to\ the\ timing\ of\ sampling\ completion,\ from\ the\ internal\ clock$ 

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3

0x000000

0x0-0xffffffff 19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DQS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

50

PHY\_CTRL\_REG\_0\_5 31: 0

#### Godson 3A1000 Processor User Manual Part 1

CONF\_CTL\_49 [63: 0] Offset: 0x310 DDR2 667: 0xf3002947f3002947

Data group 8 delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3

PHY\_CTRL\_REG\_0\_8 63:32

 $0x00000\ 0x0\text{-}0xffffffff$ 

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DQS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

7th data group delay control.

28: Whether to use deburring circuit for reading DQS, refer to gate

Whether the signal is delayed by PAD\_feedback

27: Use read FIFO effective signal to automatically control read data return

Sampling (1), or use fixed time sampling in 26:24 (0)

PHY CTRL REG 0 7 31: 0 0x0000 0x0-0xffffffff

26:24: Reading data returns to the timing of sampling completion, from the internal clock

The sampling delay of the domain.

21: In Read Leveling mode, sample the data bus

Level

20: The level of the effective data control signal, which is 0 in Godson 3  $\,$ 

19: Whether to delay writing data by another cycle

18: Whether reading DQS sampling is 1/4 cycle ahead (with clk\_wr

51

# Page 64

# Godson ${\bf 3A1000}$ Processor User Manual Part 1

Synchronize)

17: Does the write data / DQS delay increase the half-cycle delay

16: Whether CAS delay is half cycle

15:12: Effective start time for writing DQS, for DDR3

It should be opened one cycle earlier than DDR2 to provide particle requirements

Preamble DQS

11: 8: The effective end time for writing DQS

6: 4: Start time when writing data is valid

2: 0: End time when writing data is valid

CONF\_CTL\_50 [63: 0] Offset: 0x320 DDR2 667: 0x07c0000007c00000

Terminal resistance control of PAD in the first data group, initiate read operation

Will only be enabled when

31.28: Timing control of terminal resistance opening, read command sent from The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

Is 1

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

 $0x00000\ 0x0\text{-}0xffffffff$  Th

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

Terminal resistance control of PAD in data group 0, initiate read operation

Will only be enabled when

PHY\_CTRL\_REG\_1\_1 63:32

31:28: Timing control of terminal resistance opening, read command sent from

The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

52

### Page 65

### Godson **3A1000** Processor User Manual Part 1

Is 1

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

CONF\_CTL\_51 [63: 0] Offset: 0x330 DDR2 667: 0x07c0000007c00000

Terminal resistance control of PAD in data group 3, initiate read operation

Will only be enabled when

31:28: Timing control of terminal resistance opening, read command sent from

Godson 3A1000 Processor User Manual

The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

 $0x00000\ 0x0\text{-}0xffffffff$ 

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

Terminal resistance control of PAD in the second data group, initiate read operation

Will only be enabled when

PHY\_CTRL\_REG\_1\_2 31: 0 0x00000 0x0-0xffffffff

31:28: Timing control of terminal resistance opening, read command sent from

The calculation starts after the last 4 beats, each value represents a half cycle

53

PHY\_CTRL\_REG\_1\_3 63:32

#### Godson 3A1000 Processor User Manual Part 1

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

### CONF\_CTL\_52 [63: 0] Offset: 0x340 DDR2 667: 0x07c0000007c00000

PHY\_CTRL\_REG\_1\_5 63:32

Terminal resistance control of PAD in the 5th data group, initiate read operation

Will only be enabled when

31:28: Timing control of terminal resistance opening, read command sent from The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Control of the timing of opening the terminal resistance

23: Effective level control of termination resistance

Is 1

0x00000 0x0-0xffffffff

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

# Page 66

Godson 3A1000 Processor User Manual

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

PHY\_CTRL\_REG\_1\_4 31: 0

0x00000 0x0-0xffffffff

Terminal resistance control of PAD in the 4th data group, initiate read operation

Will only be enabled when

54

### Page 67

#### Godson 3A1000 Processor User Manual Part 1

31:28: Timing control of terminal resistance opening, read command sent from

The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

Is 1

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

 $20{:}16{:}\ Test\ signal,\ normally\ 0$ 

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

### CONF\_CTL\_53 [63: 0] Offset: 0x350 DDR2 667: 0x07c0000007c00000

Terminal resistance control of PAD in the 7th data group, initiate read operation

Will only be enabled when

31:28: Timing control of terminal resistance opening, read command sent from

The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

Is 1

0x00000 0x0-0xffffffff

 $22\mbox{:}$  Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

55

PHY\_CTRL\_REG\_1\_7 63:32

#### Godson 3A1000 Processor User Manual Part 1

Terminal resistance control of PAD in the 6th data group, initiate read operation Will only be enabled when

31:28: Timing control of terminal resistance opening, read command sent from The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

Is 1

0x00000 0x0-0xffffffff

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is  $\boldsymbol{0}$ , it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

### CONF\_CTL\_54 [63: 0] Offset: 0x360 DDR2 667: 0x0800c00507c00000

PHY\_CTRL\_REG\_1\_6 31: 0

Read and write data delay control

27: Select the read data buffer type, the default is  $\boldsymbol{0}$ 

 $26 \colon Used \ to \ clear \ the \ data \ returned \ from \ the \ read \ buffer, normally \ 0$ 

25: High-speed pin enable, when it is 1, all signals pass through the pin

Outbound transmission delay is reduced by 1 cycle

PHY\_CTRL\_REG\_2 63:32 0x00000 0x0-0xffffffff

 $16{:}13{:}$  Set the valid time for reading data and collect data from FIFO

According to the delay back to the controller. If the delay from the pin to the FIFO

Increase late, this value must also increase

8: Set whether the DQS signal output is DDR3 mode, DDR3 In mode, the Preamble to write DQS will contain a pulse

 $5{:}\ Test\ mode\ signal,\ normally\ 0$ 

4: Test mode signal, normally 0

Termination resistance control in the 8th data group

Terminal resistance control of PAD, it will be enabled only when the read operation is initiated

31:28: Timing control of terminal resistance opening, read command sent from

56

# Page 69

### Godson 3A1000 Processor User Manual Part 1

The calculation starts after the last 4 beats, each value represents a half cycle

27:24: Timing control of terminal resistance off

23: Effective level control of termination resistance

Is 1

Godson 3A1000 Processor User Manual

22: Enable signal of the terminating resistor, when it is 1, the dynamic square is used

The control of the termination resistance is enabled; when it is 0, it can be

The terminating resistor on bit PAD is always valid (set to 0) or never

Effectiveness (set to 1)

21: Test signal, normal should be 0

20:16: Test signal, normally 0

14:12: Test signal, normally 0

11: 8: read sampling delay 1, of which only 1 bit is valid, used for

Control when DQS sampling window is closed

7: 0: read sampling delay 0, of which only 1 bit is valid for controlling

Opening timing of the DQS sampling window

PHY\_OBS\_REG\_0\_1 63:32 0x00000 0x0-0xffffffff Observation signal for the 1st data set test (read only)

PHY\_OBS\_REG\_0\_0 31: 0 0x00000 0x0-0xffffffff Observation signal for the 0th data set test (read only)

PHY\_OBS\_REG\_0\_3 63:32 0x00000 0x0-0xffffffff Observation signal for the 3rd data set test (read only)

PHY\_OBS\_REG\_0\_2 31: 0 0x00000 0x0-0xffffffff Observation signal for the 2rd data set test (read only)

CONF\_CTL\_57 [63: 0] Offset: 0x390 DDR2 667: 0x00000000000000000

 $PHY\_OBS\_REG\_0\_5\ 63:32\ 0x000000\ 0x0-0xffffffff\ Observation\ signal\ for\ the\ 5th\ data\ set\ test\ (read\ only)$ 

PHY\_OBS\_REG\_0\_4 31: 0 0x0000 0x0-0xffffffff 4th data set test observation signal (read only)

PHY\_OBS\_REG\_0\_7 63:32 0x00000 0x0-0xffffffff 7th data set test observation signal (read only)

PHY\_OBS\_REG\_0\_6 31: 0 0x00000 0x0-0xffffffff Observation signal for the 6th data set test (read only)

CONF\_CTL\_59 [63: 0] Offset: 0x3b0 DDR2 667: 0x000000000000000000

PHY\_OBS\_REG\_0\_8 31: 0 0x00000 0x0-0xffffffff 8th data group test observation signal (read only)

RDLVL\_GATE\_REQ 56 0x0 0x0-0x1 User request read strobe sampling training function. (Write only)

RDLVL\_GATE\_PREA 48 0x0 0x0-0x1 Enable pre-sampling check when reading strobe sampling training

57

### Page 70

# Godson **3A1000** Processor User Manual Part 1

MBLE_CHECK_EN						
RDLVL_GATE_EN	40	0x0	0x0-0x1	Read strobe sampling training when Read Leveling is enabled, in the initial  After the completion of the conversion, it will send a command to the particle to read the DQS sampling  Window training		
RDLVL_EN	32	0x0	0x0-0x1 enable Read Leveling function			
RDLVL_BEGIN_DELA Y_EN	twenty four	0x0	0x0-0x1 Enable Read Leveling to find data sampling point function			
SWLVL_OP_DONE	8	0x0	0x0-0x1 is u	ased to indicate whether the software Leveling is completed (read only)		
CONF_CTL_115 [63: 0] Offset	: 0x730 DDF	R2 667: 0x00	00000000000	0000		
RDLVL_OFFSET_DIR _7	56	0x0	0x0-0x1	7th data group Read Leveling adjustment direction of midpoint.  When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is  1 is added.		
RDLVL_OFFSET_DIR	48	0x0	0x0-0x1	6th data set Read Leveling adjustment direction of midpoint.  When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		

1 is added.

DDIAH OFFGET DID				5th data set Read Leveling adjustment direction of midpoint.		
RDLVL_OFFSET_DIR	40	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_5				1 is added.		
DDI VII. OFFSET DID				The adjustment direction of the midpoint during the fourth data set Read Leveling.		
RDLVL_OFFSET_DIR	32	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_4				1 is added.		
DDIII OFFICE DID				The adjustment direction of the midpoint during the third data set Read Leveling.		
RDLVL_OFFSET_DIR	twenty four	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_3				1 is added.		
DDI VII. OFFSET DID				The adjustment direction of the midpoint during the second data set Read Leveling.		
RDLVL_OFFSET_DIR	16	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_2				1 is added.		
DDIII OFFICE DID				The adjustment direction of the midpoint during the first data set Read Leveling.		
RDLVL_OFFSET_DIR	8	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_1				1 is added.		
DDIII OFFICE DID				The adjustment direction of the midpoint during the 0th data set Read Leveling.		
RDLVL_OFFSET_DIR	0	0x0	0x0-0x1	When 0, the midpoint is calculated by subtracting rdlvl_offset_delay, which is		
_0				1 is added.		
CONF_CTL_116 [63: 0] Offset	CONF_CTL_116 [63: 0] Offset: 0x740 DDR2 667: 0x010000000000000000000000000000000000					
AXI1 PORT ORDERI 57:56		0x0	0x0-0x3 Wh	nether internal port 1 can be executed out of order, invalid for Godson No. 3		

58

NG			
AXI0_PORT_ORDERI NG	49:48	0x0	0x0-0x3 Whether internal port 0 can be executed out of order
WRLVL_REQ	40	0x0	0x0-0x1 User request to start Write Leveling training function. (Write only)
WRLVL_INTERVAL_C T_EN	32	0x0	0x0-0x1 Enable Write Leveling time interval function
WEIGHTED_ROUND_ ROBIN_WEIGHT_SH ARING	twenty four	0x0	0x0-0x1 Per-port pair shared arbitration for WRR
WEIGHTED_ROUND_ ROBIN_LATENCY_ CONTROL	16	0x0	0x0-0x1 Free-running or limited WRR latency counters.
RDLVL_REQ	8	0x0	0x0-0x1 User request to start the Read Leveling training function. (Write only)
RDLVL_OFFSET_DIR	0	0x0	The 8th data set Read Leveling adjustment direction of the midpoint. $0x0\text{-}0x1 \qquad \text{When 0, the midpoint is calculated by subtracting rdlvl\_offset\_delay, which is} \\ 1 \text{ is added.}$
CONF_CTL_117 [63: 0] Of	ffset: 0x750 DDF	R2 667: 0x01	00000101020101
WRLVL_CS	57:56	0x0	0x0-0x3 indicates the chip select signal of the current Write Leveling operation
SW_LEVELING_MOD E	49:48	0x0	0x0-0x3 Define the mode of software leveling operation
RDLVL_CS	41:40	0x0	0x0-0x3 indicates the chip select signal of the current Read Leveling operation
AXI2_W_PRIORITY	33:32	0x0	$0x0\mbox{-}0x3$ The write priority of internal port 2 is invalid for Godson No. 3
AXI2_R_PRIORITY	25:24	0x0	$0x0\hbox{-}0x3$ The read priority of internal port 2 is invalid for Godson No. 3
AXI2_PORT_ORDERI	17:16	0x0	0x0-0x3 Whether internal port 2 can be executed out of order, invalid for Godson 3

AXI1_W_PRIORITY	9: 8	0x0	0x0-0x3 Internal port 1 write priority, invalid for Godson No. 3
AXI1_R_PRIORITY	1:0	0x0	0x0-0x3 The read priority of internal port 1 is invalid for Godson No. 3
CONF_CTL_118 [63: 0] Of	fset: 0x760 DI	OR2 667: 0x0	330303000020002
AXI0_PRIORITY2_RE LATIVE_PRIORITY	59:56	0x0	0x0-0xf Relative priority of commands for internal port 0 priority 2
AXI0_PRIORITY1_RE LATIVE_PRIORITY	51:48	0x0	The relative priority of the internal port 0 priority 1 command $0x0\text{-}0xf$
AXI0_PRIORITY0_RE LATIVE_PRIORITY	43:40	0x0	Relative priority of commands of internal port 0 priority 0 $0x0\text{-}0xf$

59

# Page 72

ADDRESS_MIRRORI NG	35:32	0x0	0x0-0xf in	dicates which chip select supports Address mirroring		
TDFI_DRAM_CLK_DI SABLE	26:24	0x0	0x0-0x7 D	0x0-0x7 Delay setting from internal clock off to external clock off		
BSTLEN	18:16	0x0	0x0-0x7 S	et the Burst length value sent to the memory module on the controller		
ZQ_REQ	9: 8	0x0	0x0-0x3 U	ser request to start ZQ adjustment function		
ZQ_ON_SREF_EXIT	1:0	0x0	0x0-0x3 de	efine the mode of ZQ adjustment function when exiting self-refresh mode		
CONF_CTL_119 [63: 0] Offset: 0x770 DDR2 667: 0x0101010202020203						
AXI2_PRIORITY2_RE LATIVE_PRIORITY	59:56	0x0	0x0-0xf	The relative priority of the internal port 2 priority 2 commands, for Godson 3 is invalid		
AXI2_PRIORITY1_RE LATIVE_PRIORITY	51:48	0x0	0x0-0xf	The relative priority of the internal port 2 priority 1 command, for Godson 3 is invalid		
AXI2_PRIORITY0_RE LATIVE_PRIORITY	43:40	0x0	0x0-0xf	The relative priority of the internal port 2 priority 0 command, for Godson 3 is invalid		
AXI1_PRIORITY3_RE LATIVE_PRIORITY	35:32	0x0	0x0-0xf	The relative priority of the internal port 1 priority 3 commands, for Godson 3 is invalid		
AXI1_PRIORITY2_RE LATIVE_PRIORITY	27:24	0x0	0x0-0xf	The relative priority of the internal port 1 priority 2 commands, for Godson 3 is invalid		
AXII_PRIORITYI_RE  LATIVE_PRIORITY	19:16	0x0	0x0-0xf	The relative priority of the internal port 1 priority 1 command, for Godson 3 is invalid		
AXII_PRIORITY0_RE LATIVE_PRIORITY	11: 8	0x0	0x0-0xf	The relative priority of the internal port 1 priority 0 command, for Godson 3 is invalid		
AXI0_PRIORITY3_RE LATIVE_PRIORITY	3: 0	0x0	0x0-0xf R	elative priority for commands with internal port 0 priority 3		
CONF_CTL_120 [63: 0] O	ffset: 0x780 Dl	DR2 667: 0x0	10202040004	40c01		
TDFI_DRAM_CLK_EN ABLE	59:56	0x0	0x0-0xf D	relay from internal clock valid to output clock valid		
TDFI_CTRL_DELAY	51:48	0x0	0x0-0xf D	elay from clock valid to output command		
RDLVL_GATE_DQ_ZE RO_COUNT	43:40	0x0	0x0-0xf	When setting the read gate sampling training, it means the number of 0 from 1 to 0 number $% \left( 1\right) =\left( 1\right) \left( 1\right) =\left( 1\right) \left( 1$		
RDLVL_DQ_ZERO_C OUNT	35:32	0x0	0x0-0xf	When setting Read Leveling, it means 0 from 1 to 0.  Number		
LOWPOWER_REFRE SH_ENABLE	27:24	0x0	0x0-0xf er	nable refresh function in low power mode		

Godson	341000	Processor	User	Manual	Part 1

				Define the external memory type of the controller
DRAM_CLASS	19:16	0x0	0x0-0xf	110: DDR3
				100: DDR2
BURST_ON_FLY_BIT 11:	8	0x0	0x0-0xf b	urst-on-fly bit in the mode configuration issued to DRAM
AXI2_PRIORITY3_RE	2. 0	00	00 06	The relative priority of the internal port 2 priority 3 commands, for
LATIVE_PRIORITY	3: 0	0x0	0x0-0xf	Godson 3 is invalid
CONF_CTL_121 [63: 0] Of	ffset: 0x790 I	DDR2 667: 0x	281900000f00	0303
WLMRD	61:56	0x00	0x0-0x3f	Delay from DRAM transmission mode configuration to Write Leveling late
				From the configuration of DRAM transmission mode to Write Leveling
WLDQSEN	53:48	0x00	0x0-0x3f	Gating data sampling delay
				Low power mode enable
				Bit 4: power down
LOWPOWER_CONTR	44.40	000	0x0-0x1f	Bit 3: power down external
OL	44:40	0x00	0x0-0x11	Bit 2: self refresh
				Bit 1: external
				Bit 0: internal
LOWPOWER_AUTO_	26.22	0.00	0.00.16	Enable to automatically enter low power mode when the controller is idle
ENABLE	36:32	0x00	0x0-0x1f	The control bit is the same as LOWERPOWER_CONTROL
ZQCS_CHIP	27:24	0x0	0x0-0xf de	efines the valid chip selection for the next ZQ
WRR_PARAM_VALUE	19:16	0x0	0x0-0xf	Errors / warnings related to the WRR
_ERR	17.10	0.10	0.10 0.11	parameters. (read only)
TDFI_WRLVL_DLL	15: 8	0x00	0x0-0xff	Read operation to Write Leveling Update the minimum number of delay lines
				cycle
TDFI_RDLVL_DLL	7: 0	0x00	0x0-0xff	Read operation to Read Leveling Update the minimum number of delay lines cycle
CONF_CTL_122 [63: 0] O	ffset: 0x7a0 I	DDR2 667: 0x	000000000000000000000000000000000000000	00000
SWLVL_RESP_6	63:56	0x00	0x0-0xff L	eveling response of the 6th data group
SWLVL_RESP_5	55:48	0x00	0x0-0xff L	eveling response of the 5th data group
SWLVL_RESP_4	47:40	0x00	0x0-0xff L	eveling response of the 4th data group
SWLVL_RESP_3	39:32	0x00	0x0-0xff L	eveling response of the 3rd data group
SWLVL_RESP_2	31:24	0x00	0x0-0xff L	eveling response of the 2nd data group
SWLVL_RESP_1	23:16	0x00	0x0-0xff L	eveling response of the 1st data group

61

# Page 74

### Godson **3A1000** Processor User Manual Part 1

SWLVL\_RESP\_0 15: 8 0x00 0x0-0xff Leveling response of data group 0

CONF\_CTL\_123 [63: 0] Offset: 0x7b0 DDR2 667: 0x000000000000000000

OBSOLETE 63:16

SWLVL_RESP_8	15: 8	0x00	0x0-0xff Leveling response of the 8th data group
SWLVL_RESP_7	7: 0	0x00	0x0-0xff Leveling response of the 7th data group

CONF\_CTL\_124 [63: 0] Offset: 0x7c0 DDR2 667: 0x000000000000000000

OBSOLETE

CONF\_CTL\_125 [63: 0] Offset: 0x7d0 DDR2 667: 0x00000000000000000

RDLVL_GATE_CLK_A DJUST_3	63:56	0x00	0x0-0xff In	the third data group, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_2	55:48	0x00	0x0-0xff	In the second data set, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_1	47:40	0x00	0x0-0xff	In the first data set, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_0	39:32	0x00	0x0-0xff	In the 0th data set, read the start value of sampling training

RDLVL_GATE_CLK_A DJUST_8	39:32	0x00	0x0-0xff	In the 8th data set, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_7	31:24	0x00	0x0-0xff	In the 7th data set, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_6	23:16	0x00	0x0-0xff	In the 6th data set, read the start value of sampling training
RDLVL_GATE_CLK_A DJUST_5	15: 8	0x00	0x0-0xff	In the fifth data set, read the start value of the sample training
RDLVL_GATE_CLK_A DJUST_4	7: 0	0x00	0x0-0xff	In the fourth data set, read the start value of the sample training

CONF\_CTL\_127 [63: 0] Offset: 0x7f0 DDR2 667: 0x000000000000000000

OBSOLETE

CONF\_CTL\_128 [63: 0] Offset: 0x800 DDR2 667: 0x00000000000000000

OBSOLETE

OBSOLETE

62

# Page 75

# Godson **3A1000** Processor User Manual Part 1

CONF\_CTL\_130 [63: 0] Offset: 0x820 DDR2 667: 0x0420000c20400000

TDFI_WRLVL_RESPL	63:56	0x00	0x0-0xff Write Leveling Strobe to valid number of cycles			
AT	05.50	0.00				
TDFI_RDLVL_RESPL	20.22	0.00				
AT	39:32	0x00	0x0-0xff Read Leveling The number of cycles from strobe to response vali			
REFRESH_PER_ZQ 23:16		0x00	$0x0\hbox{-}0xff\ Number\ of\ refresh\ commands\ between\ automatic\ ZQCS\ commands$			
CONF. CTL. 131 [63: 01 Offset: 0x830 DDR2 667: 0x000000000000000						

CONF\_CTL\_131 [63: 0] Offset: 0x830 DDR2 667: 0x000000000000000000

TMOD 15: 8 0x00 0x0-0xff Number of cycles to be idle after DRAM mode configuration

CONF\_CTL\_132 [63: 0] Offset: 0x840 DDR2 667: 0x0000640064000000

AXI1_PRIORITY_REL	40.40	0.000	0 0 0 000	Counter value that triggers priority control relaxation on internal port 1
AX	49:40	0x000	0x0-0x3ff	Yulongxin No. 3 is invalid
AXI0_PRIORITY_REL	33:32	0x0	0x0-0x3	Counter value that triggers priority control relaxation on internal port 0
AX [9: 8]				

AXI0_PRIORITY_REL AX [7: 0]	31:24	0x00	0x0-0xff	Counter value that triggers priority control relaxation on internal port 0				
CONF_CTL_133 [63: 0] Offset: 0x850 DDR2 667: 0x0000000000000004								
OUT_OF_RANGE_SO URCE_ID	57:48	0x000	0x0-0x3ff II	O number of access address overflow request (read only)				
ECC_U_ID	41:32	0x000	0x0-0x3ff a	eccess ID number request with 2 bit error (read only)				
ECC_C_ID	25:16	0x000	0x0-0x3ff a	ccess ID number request with 1 bit error (read only)				
AXI2_PRIORITY_REL AX	9: 0	0x000	0x0-0x3ff	Counter value that triggers priority control relaxation on internal port 2 Yulongxin No. 3 is invalid				
CONF_CTL_134 [63: 0] Of	fset: 0x860 I	DDR2 667: 0x	000000400000	0000				
ZQCS	43:32	0x000	0x0-0xfff N	fumber of cycles required by ZQCS command				
PORT_DATA_ERROR _ID	25:16	0x000	0x0-0x3ff II	O number of internal port data error request (read only)				
PORT_CMD_ERROR _ID	9: 0	0x000	0x0-0x3ff Ir	nternal port command error request ID number (read only)				
CONF_CTL_135 [63: 0] Offset: 0x870 DDR2 667: 0x0000000000000000000								
OBSOLETE								
CONF_CTL_136 [63: 0] Offset: 0x880 DDR2 667: 0x00000000000000000								
OBSOLETE								
CONF_CTL_137 [63: 0] Offset: 0x890 DDR2 667: 0x00000000000000000000000000000000000								

63

OBSOLETE

### Godson **3A1000** Processor User Manual Part 1

CONF_CTL_138 [63: 0] Offset: 0x8a0 DDR2 667: 0x00000000001c001c	

LOWPOWER_INTER NAL_CNT	63:48	0x0000	0x0-0xffff	Counts idle cycles to self-refresh with memory and controller clk gating.
LOWPOWER_EXTER NAL_CNT	47:32	0x0000	0x0-0xffff	Counts idle cycles to self-refresh with memory clock gating.
AXI2_EN_SIZE_LT_W IDTH_INSTR	31:16	0x0000	0x0-0xffff	Enable various narrow accesses on internal port 2 for Loongson 3 invalid
AXII_EN_SIZE_LT_W IDTH_INSTR	15: 0	0x0000	0x0-0xffff	Enable various narrow accesses on internal port 1, for Godson 3 invalid

CONF\_CTL\_139 [63: 0] Offset: 0x8b0 DDR2 667: 0x000000000000000000

LOWPOWER_POWE	15: 0	0x0000	0.0 0.0000Nicologo Cidlo control for control a Processor de		
R_DOWN_CNT			0x0-0xffff Number of idle cycles before entering Power Down mode		
LOWPOWER_REFRE	21,16	00000	0x0-0xffff	In clock gating mode, before the memory controller re-locks the DLL	
SH_HOLD	31:16	0x0000		Number of idle cycles	
LOWPOWER_SELF_	47:32	0x0000	Ov O Ov ffff ?	Number of idle gueles before entering memory self-refresh mode	
REFRESH_CNT	47.32	0.00000	0x0-0xffff Number of idle cycles before entering memory self-refresh mode		

CONF\_CTL\_140 [63: 0] Offset: 0x8c0 DDR2 667: 0x0004000000000000

OBSOLETE

CONF\_CTL\_141 [63: 0] Offset: 0x8d0 DDR2 667: 0x00000000c8000000

The time from output DDR\_RESET valid to CKE valid CKE\_INACTIVE [31: 8] 55:32 0x0000000 0x0-0xfffffffff High

The time from output DDR\_RESET valid to CKE valid

WRLVL STATUS 17:0 0x00000 0x0-0x3ffff Last Write Leveling operation status (read only)

CONF\_CTL\_142 [63: 0] Offset: 0x8e0 DDR2 667: 0x00000000000000050

From 500 shots after start is valid to DDR\_RESET is valid TRST PWRON 31: 0 0x0000000 0x0-0xffffffff

Delay

CONF\_CTL\_143 [63: 0] Offset: 0x8f0 DDR2 667: 0x0000000020202080

DLL CTRL REG 2

32:32 0x0 [32]

0x0-0x1 output clock DLL enable signal, active high

Output clock DLL control

DLL CTRL REG 2 0x0000000 31:0

[31: 0]

0x0-0xffffffff 31:24: Delay of CLK4 and CLK5 on the output clock DLL

23:16: Delay of CLK2 and CLK3 on the output clock DLL

64

### Page 77

#### Godson 3A1000 Processor User Manual Part 1

15: 8: Delay of CLK0 and CLK1 on the output clock DLL

7: 0: Accuracy value on output clock DLL

RDLVL\_ERROR\_STA

 $RDLVL\_ERROR\_STA$ 

37:32 0x00 0x0-0x3f indicates the status of RDLVL when an error occurs

TUS [37:32]

0x0000000

 $0x0\hbox{-}0xffffffff$  indicates the status of RDLVL when an error occurs

TUS [31: 0]

MASK [63:32]

MASK [31: 0]

31:0

RDLVL\_GATE\_RESP\_

0x0000000 63:32

0x0-0xffffffff read back mask during sampling training

RDLVL\_GATE\_RESP\_

0x0000000

0

0x0-0xfffffff read back mask during sampling training

31:0

RDLVL\_GATE\_RESP\_

MASK [71:64]

7:0 0x00 0x0-0xff read back masking during sampling training

CONF\_CTL\_147 [63: 0] Offset: 0x930 DDR2 667: 0x00000000000000000

RDLVL RESP MASK [ 63:32

63:32]

31: 0]

0x0000000

0x0-0xffffffff Read Leveling read back mask

RDLVL\_RESP\_MASK [

W2R\_DIFFCS\_DLY

0x0000000

0x0-0xffffffff Read Leveling read back mask

CONF\_CTL\_148 [63: 0] Offset: 0x940 DDR2 667: 0x0301010000050500

42:40

Read Leveling Enable to Read Leveling TDFI\_RDLVL\_EN 59:56 0x0-0xf 0x0

Minimum number of cycles

0x0-0x7 Additional delay between write and read for different chip select signals

W2R\_SAMECS\_DLY 50:48 0x00x0-0x7 Additional delay between write and read for the same chip select signal

Write Leveling, Read Leveling and sampling training request

LVL STATUS 34.32 0x0-0x70x0Status for LVL\_REQ interrupt (read only)

In Read Leveling operation, it indicates that the rising edge of DQS is valid or

RDLVL\_EDGE 0x0-0x1 twenty four 0x0 Valid on falling edge

0x0

CKSRX 19.16 0x00x0-0x0 Clock cycle delay to exit self refresh

CKSRE 11:8 0x00x0-0x0 clock cycle delay to enter self-refresh mode

RDLVL\_RESP\_MASK [

7: 0 0x00 0x0-0xff Read Leveling read back mask 71:64]

65

### Page 78

### Godson ${\bf 3A1000}$ Processor User Manual Part 1

In	terrunt	mask

[18] = OR of all interrupt bits;

[17] = User initiated DLL synchronization end flag;

[16] = DLL lock signal changed (locked and unlocked)

Switch);

[15] = Error reading the sampling clock;

[14] = A read-write training operation is completed;

[13] = A read-write training request has been initiated;

[12] = An error in writing the training result;

[11] = An error in reading the sample training results;

INT\_MASK 42:24 0x00 0x0-0x7ffff

0x0-0x7ffff [10] = An error reading the training results;

[9] = ODT is enabled, and CAS Latency is 3;

[8] = DRAM initialization completed;

[7] = Internal port data error;

[6] = Internal port command error;

[5] = Two errors in ECC are found many times;

[4] = Two errors of ECC are found at a time;

[3] = One bit error in multiple ECCs is found;

[2] = One bit error in ECC is found at a time;

 $[1] = Multiple \ accesses \ exceeding \ the \ physical \ space \ of \ memory \ are \ found;$ 

[0] = An access is found that exceeds the physical space of memory

TXPDLL 23: 8 0x0000 0x0-0xffff DRAM TXPDLL parameter in cycles.

TDFI\_WRLVL\_EN 3: 0 0x0 0x0-0xf Write Leveling is enabled until Write Leveling read operation is minimal Number of cycles

CONF\_CTL\_150 [63: 0] Offset: 0x960 DDR2 667: 0x0604000000000000

RDLAT_ADJ	60:56	0x00	0x0-0x1f PHY read delay period	
WRLAT_ADJ	51:48	0x0	0x0-0xf PHY write delay period	
SWLVL_START	40	0x0	0x0-0x1 Start operation in software le	eveling mode (write only)
SWLVL_LOAD	32	0x0	0x0-0x1 Load operation in software I	Leveling mode (write only)
SWLVL_EXIT	twenty i	four 0x0	0x0-0x1 Exit operation in software L	eveling mode (write only)
			Interrupt status (read on	y)
INT_STATUS	18: 0	0x00	0x0-0x7ffff [18] = OR of all interrup	t bits;
			[17] = User initiated DI	L cynchronization and flag:

[17] = User initiated DLL synchronization end flag

66

### Page 79

Godson **3A1000** Processor User Manual Part 1

[16] = DLL lock signal changed (locked and unlocked)

Switch);

- [15] = Error reading the sampling clock;
- [14] = A read-write training operation is completed;
- [13] = A read-write training request has been initiated;
- [12] = An error in writing the training result;
- [11] = An error in reading the sample training results;
- [10] = An error reading the training results;
- [9] = ODT is enabled, and CAS Latency is 3;
- [8] = DRAM initialization completed;
- [7] = Internal port data error;
- [6] = Internal port command error;
- [5] = Two errors in ECC are found many times;
- [4] = Two errors of ECC are found at a time;
- [3] = One bit error in multiple ECCs is found;
- [2] = One bit error in ECC is found at a time;
- [1] = Multiple accesses exceeding the physical space of memory are found;
- [0] = An access is found that exceeds the physical space of memory

### CONF\_CTL\_151 [63: 0] Offset: 0x970 DDR2 667: 0x000000000003e805

CONCURRENTAP_W R_ONLY	56	0x0	0x0-0x1	After the write operation, whether to wait for the write to resume before the read operation  To prevent concurrent auto-precharge operations
CKE_STATUS	48	0x0	0x0-0x1 in	dicates CKE_STATUS (read only)
				Interrupt clear (write only)
				[17] = User initiated DLL synchronization end flag;
				[16] = DLL lock signal changed (locked and unlocked)
				Switch);
			[15] = Error reading the sampling clock;	
INT_ACK	41:24	0x00	0x0-0x3ffff	[14] = A read-write training operation is completed;
				[13] = A read-write training request has been initiated;
			[12] = An error in writing the training result;	
			[11] = An error in reading the sample training results;	
				[10] = An error reading the training results;

67

# Page 80

### Godson **3A1000** Processor User Manual Part 1

- [9] = ODT is enabled, and CAS Latency is 3;
- [8] = DRAM initialization completed;
- [7] = Internal port data error;
- [6] = Internal port command error;
- [5] = Two errors in ECC are found many times;
- [4] = Two errors of ECC are found at a time;
- [3] = One bit error in multiple ECCs is found;
- [2] = One bit error in ECC is found at a time;
- [1] = Multiple accesses exceeding the physical space of memory are found;
- [0] = An access is found that exceeds the physical space of memory

DLL\_RST\_DELAY 23: 8 0x0000 0x0-0xffff DLL reset minimum number of cycles

			Gods	on 3A1000 Processor User Manual	
DLL_RST_ADJ_DLY	7: 0	0x00	0x0-0xff Co	onfigure the minimum number of cycles from DLL precision to DLL reset end	
CONF_CTL_152 [63: 0] Offse	t: 0x980 DDI	R2 667: 0x000	01010001000	0101	
ZQ_IN_PROGRESS	56	0x0	0x0-0x1 indicates that ZQ operation is in progress (read only)		
				Enable ZQCS (short ZQ) rotation correction. When the bit is 0	
				, Every ZQCS request command will select all chips in the system	
				Carry out correction, when the position is 1, the system is in each ZQCS	
ZQCS_ROTATE	48	0x0	0x0-0x1	Only one chip selection is corrected when the command comes, the system will take turns	
				Correct all chip selections. ZQCS and REFRESH_PER_ZQ	
				The parameter setting should be consistent with this bit	
WRLVL_REG_EN	40	0x0	0x0-0x1 ena	able write wrlvl_delay register	
WRLVL_EN	32	0x0	0x0-0x1 Ena	able the Write Leveling function of the controller	
RESYNC_DLL_PER_					
AREF_EN	twenty four	0x0	0x0-0x1 ena	able automatic DLL synchronization after each refresh command	
RESYNC_DLL	16	0x0	0x0-0x1 init	tiate a DLL synchronization command (write only)	
RDLVL_REG_EN	8	0x0	0x0-0x1 ena	able write rdlvl_delay register	
RDLVL_GATE_REG_					
EN	0	0x0	0x0-0x1 ena	able write rdlvl_gate_delay register	
CONF_CTL_153 [63: 0] Offse	t: 0x990 DDI	R2 667: 0x01	01020202010	0100	
				When additional delay from write command to write command for the same chip	
W2W_SAMECS_DLY 58:56		0x0	0x0-0x7	Clock cycles	
				Additional delay clock from write command to write command for different chip select	
W2W_DIFFCS_DLY	50:48	0x0	0x0-0x7	Number of cycles	
TBST_INT_INTERVAL 42:40	)	0x0	0x0-0x7 DR	AAM burst interrupt interval period	
				T I	
68					

R2W_SAMECS_DLY 34:3:	2	0x0	0x0-0x7	When the additional delay from the read command to the write command of the same chip select Clock cycles
R2W_DIFFCS_DLY	26:24	0x0	0x0-0x7	Additional delay clock for read commands to write commands for different chip selects  Number of cycles
R2R_SAMECS_DLY 18:16		0x0	0x0-0x7	When additional delay from the read command of the same chip selection to the read command Clock cycles
R2R_DIFFCS_DLY	10: 8	0x0	0x0-0x7	Additional delay clock for read commands from different chip selects to read commands  Number of cycles
AXI_ALIGNED_STRO BE_DISABLE	2: 0	0x0	0x0-0x7	When the transaction of the AXI port has one of the following characteristics: 1.  The start address and end address of the transaction are aligned according to the user word  The service length is one user word (128 bits), AXI Strobe is prohibited,  Each bit corresponds to an AXI port.  When set to 0, the write operation will be performed in the order of read-modify-write  Row;  When set to 1, the write operation as a standard write operation (not  Read-modify-write sequence)
CONF_CTL_154 [63: 0] Of	fset: 0x9a0 DI	OR2 667: 0x0	070704020006	50100
TDFI_WRLVL_LOAD 63::	56	0x0	0x0-0xff	Write Leveling delay number is valid until the first write Leveling  Load command minimum clock cycles
TDFI_RDLVL_LOAD 55:4	8	0x0	0x0-0xff	Read Leveling delay number is valid until the first read Leveling  Load command minimum clock cycles
TCKESR	44:40	0x0	0x0-0x1f	CKE is kept at the minimum level from the refresh to the exit  Number of clock cycles

TCCD	36:32	0x0	0x0-0x1f C	AS # to CAS # command delay
ADD_ODT_CLK_DIFF	28:24	0x0	0x0-0x1f	In order to meet the ODT timing, different commands for different chip selects
TYPE_DIFFCS				Number of additional clock cycles inserted between
TRP_AB	19:16	0x0	0x0-0xf trj	p time for all banks
ADD_ODT_CLK_SAM	11: 8	0x0	0x0-0xf	In order to meet the ODT timing, the same type of commands for different chip selects
ETYPE_DIFFCS	11.0	OXO	0.00-0.21	Number of additional clock cycles inserted between
ADD_ODT_CLK_DIFF	3: 0	0x0	0x0-0xf	In order to meet the ODT timing, the different commands of the same chip select
TYPE_SAMECS	3. 0	UXU	0x0-0x1	Number of additional clock cycles inserted between
CONF_CTL_155 [63: 0] Off	set: 0x9b0 DD	R2 667: 0x0	20001000000	00000
ZQINIT	59:48	0x0	0x0-0xfff T	he number of clock cycles required by the ZQ command during DRAM initialization
700	43:32	0x0	0x0-0xfff	The number of clock cycles required for a normal ZQCL command, it should be equal to
ZQCL	43.32	UXU	UXU-UXIII	Half of ZQINIT
60				

TDFI_WRLVL_WW	25:16	0x0	0x0-0x3ff Minimum number of clock cycles between two consecutive leveling commands						
TDFI_RDLVL_RR	9: 0	0x0	$0x0 - 0x3ff The\ minimum\ number\ of\ clock\ cycles\ between\ two\ consecutive\ read\ leveling\ commands$						
CONF_CTL_156 [63: 0] Of	CONF_CTL_156 [63: 0] Offset: 0x9c0 DDR2 667: 0x0a52000000000000								
MR0_DATA_0	62:48	0x0	$0x0 - 0x7 fff \ corresponds \ to \ the \ configuration \ value \ of \ the \ mode \ register \ 0 \ of \ chip \ select \ 0$						
TDFI_PHYUPD_TYPE	45:32	0x0	0x0-0x3fff Save DFI Tphyupd_type3 parameters (read only)						
3									
TDFI_PHYUPD_TYPE 2	29:16	0x0	0x0-0x3fff Save DFI Tphyupd_type2 parameters (read only)						
TDFI_PHYUPD_TYPE	13: 0	0x0	0x0-0x3fff Save DFI Tphyupd_type1 parameters (read only)						
CONF_CTL_157 [63: 0] Of	fset: 0x9d0 DI	DR2 667: 0x	00440a520a520a52						
MR1_DATA_0	62:48	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 1 of chip select 0						
MR0_DATA_3	46:32	0x0	$0x0 - 0x7fff corresponds \ to \ the \ configuration \ value \ of \ mode \ register \ 0 \ of \ chip \ select \ 3$						
MR0_DATA_2	30:16	0x0	$0x0 - 0x7fff corresponds \ to \ the \ configuration \ value \ of \ mode \ register \ 0 \ of \ chip \ select \ 2$						
MR0_DATA_1	14: 0	0x0	0x0-0x7fff corresponds to the configuration value of mode register 0 of chip select 1						
CONF_CTL_158 [63: 0] Of	fset: 0x9e0 DI	OR2 667: 0x	000004400440044						
MR2_DATA_0	62:48	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 2 of chip select 0						
MR1_DATA_3	46:32	0x0	0x0-0x7fff corresponds to the configuration value of mode register 1 of chip select 3						
MR1_DATA_2	30:16	0x0	$0x0 - 0x7fff corresponds \ to \ the \ configuration \ value \ of \ mode \ register \ 1 \ of \ chip \ select \ 2$						
MR1_DATA_1	14: 0	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 1 of chip select 1						
CONF_CTL_159 [63: 0] Of	fset: 0x9f0 DI	DR2 667: 0x	000000000000000						
MR3_DATA_0	62:48	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 3 of chip select 0						
MR2_DATA_3	46:32	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 2 of chip select 3						
MR2_DATA_2	30:16	0x0	0x0-0x7fff corresponds to the configuration value of mode register 2 of chip select 2						
MR2_DATA_1	14: 0	0x0	0x0-0x7fff corresponds to the configuration value of mode register 2 of chip select 1						
CONF_CTL_160 [63: 0] Of	fset: 0xa00 DI	DR2 667: 0x	00f00000000000						
DFI_WRLVL_MAX_DE	63:48	0x0	The maximum delay line that Hareware Write leveling will use 0x0-0xffff series						
MR3_DATA_3	46:32	0x0	0x0-0x7fff corresponds to the configuration value of the mode register 3 of chip select 3						
MR3_DATA_3 MR3_DATA_2	30:16	0x0	0x0-0x7fff corresponds to the configuration value of mode register 3 of chip select 3						
MR3_DATA_2 MR3_DATA_1	14: 0	0x0	0x0-0x7fff corresponds to the configuration value of mode register 3 of chip select 2						
WIKS_DATA_1	14. 0	UAU	oxo-ox/111 concesponds to the configuration value of mode register 3 of emp select f						

 $RDLVL\_BEGIN\_DELA~63:48 \\ 0x0 \\ 0x0-0xffff~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~the~Read~Leveling~In~the~third~data~group,~from~the~first~1~to~t$ 

70

# Page 83

# Godson **3A1000** Processor User Manual Part 1

Y_3				0 number of delay units
RDLVL_BEGIN_DELA				In the second data set, from the first 1 to the Read Leveling
Y_2	47:32	0x0	0x0-0xffff	0 number of delay units
RDLVL_BEGIN_DELA				In the first data group, from the first 1 to the Read Leveling
Y_1	31:16	0x0	0x0-0xffff	0 number of delay units
RDLVL_BEGIN_DELA				In the 0th data group, from the first 1 to the Read Leveling
Y_0	15: 0	0x0	0x0-0xffff	0 number of delay units
CONF_CTL_162 [63: 0] Of	fset: 0xa20 Dl	DR2 667: 0x	000000000000000000000000000000000000000	0000
RDLVL_BEGIN_DELA				In the 7th data group, from the first 1 to the Read Leveling
Y_7	63:48	0x0	0x0-0xffff	0 number of delay units
RDLVL_BEGIN_DELA				In the 6th data group, from the first 1 to the Read Leveling
Y_6	47:32	0x0	0x0-0xffff	0 number of delay units
RDLVL_BEGIN_DELA				In the 5th data group, from the first 1 to the Read Leveling
Y_5	31:16	0x0	0x0-0xffff	0 number of delay units
RDLVL_BEGIN_DELA				In the 4th data group, from the first 1 to the Read Leveling
Y_4	15: 0	0x0	0x0-0xffff	0 number of delay units
CONF_CTL_163 [63: 0] Of	fset: 0xa30 Dl	DR2 667: 0x	0000000000000	0000
				In the second data group, the delay unit used by Read Leveling
RDLVL_DELAY_2	63:48	0x0	0x0-0xffff	number
				In the first data group, the delay unit used by Read Leveling
RDLVL_DELAY_1	47:32	0x0	0x0-0xffff	number
BDIAL DELAY 0	21.16	0.0	0.000	Delay group used by Read Leveling in data group 0
RDLVL_DELAY_0	31:16	0x0	0x0-0xffff	number
RDLVL_BEGIN_DELA	15: 0	0x0	0x0-0xffff	In the 8th data group, from the first 1 to the Read Leveling
Y_8	13.0	UXU	0X0-0XIIII	0 number of delay units
CONF_CTL_164 [63: 0] Of	fset: 0xa40 Dl	DR2 667: 0x	000000000000000000000000000000000000000	0000
BDIVI DELAY (	(2.40	00	0x0-0xffff	In the sixth data group, the delay unit used by Read Leveling
RDLVL_DELAY_6	63:48	0x0	0X0-0XIIII	number
RDLVL_DELAY_5	47:32	0x0	0x0-0xffff	Delay group used by Read Leveling in data group 5
RDEVE_DEEA1_5	47.32	0.00	0x0-0x1111	number
RDLVL_DELAY_4	31:16	0x0	0x0-0xffff	In the fourth data group, the delay unit used by Read Leveling
<u>-</u>			0	number
RDLVL_DELAY_3	15: 0	0x0	0x0-0xffff	In the third data group, the delay unit used by Read Leveling
<u></u>			0	number

71

# Page 84

RDLVL_END_DELAY_	63:48	0x0	0x0-0xffff	In the first data group, from the first 0 to the Read Leveling  1 number of delay units
RDLVL_END_DELAY_				In the 0th data group, the first 0 to
0	47:32	0x0	0x0-0xffff	1 number of delay units
RDLVL_DELAY_8	31:16	0x0	0x0-0xffff	In the 8th data group, the delay unit used by Read Leveling number
RDLVL_DELAY_7	15: 0	0x0	0x0-0xffff	In the seventh data group, the delay unit used by Read Leveling number
CONF_CTL_166 [63: 0] Off	fset: 0xa60 DD	0R2 667: 0x0	000000000000000000000000000000000000000	0000
RDLVL_END_DELAY_				In the 5th data group, from the first 0 to the Read Leveling
5	63:48	0x0	0x0-0xffff	1 number of delay units
RDLVL_END_DELAY_	45.00		0.00.0000	In the 4th data group, from the first 0 to the Read Leveling
4	47:32	0x0	0x0-0xffff	1 number of delay units
RDLVL_END_DELAY_	21.16	0.0	0 0 0 000	In the third data group, from the first 0 to the Read Leveling
3	31:16	0x0	0x0-0xffff	1 number of delay units
RDLVL_END_DELAY_	15.0	0.0	0 0 0 000	In the second data group, from the first 0 to the Read Leveling
2	15: 0	0x0	0x0-0xffff	1 number of delay units
CONF_CTL_167 [63: 0] Off	fset: 0xa70 DD	R2 667: 0x0	000000000000	0000
RDLVL_GATE_DELAY				In the 0th data group, the delay from the sampling timing to the rising edge of the strobe signal
_0	63:48	0x0	0x0-0xffff	Number of late units
RDLVL_END_DELAY_	47.22	0.0	0.00.000	In the 8th data group, from the first 0 to the Read Leveling
8	47:32	0x0	0x0-0xffff	1 number of delay units
RDLVL_END_DELAY_	21.16	00	00 0666	In the 7th data group, from the first 0 to the Read Leveling
7	31:16	0x0	0x0-0xffff	1 number of delay units
RDLVL_END_DELAY_	15.0	00	00 0666	In the 6th data group, from the first 0 to the Read Leveling
6	15: 0	0x0	0x0-0xffff	1 number of delay units
CONF_CTL_168 [63: 0] Off	fset: 0xa80 DD	0R2 667: 0x0	000000000000000000000000000000000000000	0000
RDLVL_GATE_DELAY	62.40	0.0	0 0 0 000	In the fourth data group, the delay from the sampling timing to the rising edge of the strobe signal
_4	63:48	0x0	0x0-0xffff	Number of late units
RDLVL_GATE_DELAY	47-22	00	00 0666	In the third data group, the delay from the sampling timing to the rising edge of the strobe signal
_3	47:32	0x0	0x0-0xffff	Number of late units
RDLVL_GATE_DELAY	21:16	0×0	0.0 0	In the second data group, the delay from the sampling timing to the rising edge of the strobe signal
_2	31:16	0x0	0x0-0xffff	Number of late units
72				

# Page 85

RDLVL_GATE_DELAY	15: 0	0x0	0x0-0xffff	In the first data group, the delay from the sampling timing to the rising edge of the strobe signal Number of late units
CONF_CTL_169 [63: 0] Of	fset: 0xa90 DI	DR2 667: 0x	000000000000	0000
RDLVL_GATE_DELAY	63:48	0x0	0x0-0xffff	In the 8th data group, the delay from sampling timing to the rising edge of strobe signal Number of late units
RDLVL_GATE_DELAY _7	47:32	0x0	0x0-0xffff	In the seventh data group, the delay from the sampling timing to the rising edge of the strobe signal Number of late units
RDLVL_GATE_DELAY _6	31:16	0x0	0x0-0xffff	In the sixth data group, the delay from the sampling timing to the rising edge of the strobe signal Number of late units
RDLVL_GATE_DELAY _5	15: 0	0x0	0x0-0xffff	In the fifth data group, the delay from sampling timing to the rising edge of the strobe signal Number of late units

CONF\_CTL\_170 [63: 0] Offset: 0xaa0 DDR2 667: 0x0000ffff00000010

RDLVL_MIDPOINT_D ELAY_0	63:48	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_0 and rdlvl_end_delay_0  Interval, otherwise, equal to rdlvl_delay_0 (read only)	
RDLVL_MAX_DELAY 47:32		0x0	0x0-0xffff Read Leveling Maximum number of delay lines		
RDLVL_GATE_REFR ESH_INTERVAL	31:16	0x0	0x0-0xffff	Maximum number of refresh commands between two automatic Gate Training (Should be set to 0)	
RDLVL_GATE_MAX_ DELAY	15: 0	0x0	0x0-0xffff N	Maximum number of sampling delay lines	

RDLVL_MIDPOINT_D ELAY_4	63:48	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_4 and rdlvl_end_delay_4 Interval, otherwise, equal to rdlvl_delay_4 (read only)
RDLVL_MIDPOINT_D ELAY_3	47:32	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_3 and rdlvl_end_delay_3  Interval, otherwise, equal to rdlvl_delay_3 (read only)
RDLVL_MIDPOINT_D ELAY_2	31:16	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_2 and rdlvl_end_delay_2  Interval, otherwise, equal to rdlvl_delay_2 (read only)
RDLVL_MIDPOINT_D ELAY_1	15: 0	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_1 and rdlvl_end_delay_1  Interval, otherwise, equal to rdlvl_delay_1 (read only)

CONF\_CTL\_172 [63: 0] Offset: 0xac0 DDR2 667: 0x00000000000000000

 $RDLVL\_MIDPOINT\_D~63:48 \\ 0x0 \\ 0x0-0xffff When the Hardware read leveling module is enabled, equal to$ 

73

# Page 86

# Godson **3A1000** Processor User Manual Part 1

ELAY_8				of rdlvl_begin_delay_8 and rdlvl_end_delay_8  Interval, otherwise, equal to rdlvl_delay_8 (read only)
RDLVL_MIDPOINT_D ELAY_7	47:32	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_7 and rdlvl_end_delay_7  Interval, otherwise, equal to rdlvl_delay_7 (read only)
RDLVL_MIDPOINT_D ELAY_6	31:16	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_6 and rdlvl_end_delay_6  Interval, otherwise, equal to rdlvl_delay_6 (read only)
RDLVL_MIDPOINT_D ELAY_5	15: 0	0x0	0x0-0xffff	When the Hardware read leveling module is enabled, it is equal to of rdlvl_begin_delay_5 and rdlvl_end_delay_5  Interval, otherwise, equal to rdlvl_delay_5 (read only)
CONF_CTL_173 [63: 0] Offset: 0xad0 DDR2 667: 0x000000000000000000				
RDLVL_OFFSET_DEL AY_3	63:48	0x0	0x0-0xffff	The offset to the midpoint of Read Leveling in the third data group
RDLVL_OFFSET_DEL AY_2	47:32	0x0	0x0-0xffff	2nd data set, offset to the midpoint of Read Leveling
RDLVL_OFFSET_DEL AY_1	31:16	0x0	0x0-0xffff	The offset to the midpoint of Read Leveling in the first data group
RDLVL_OFFSET_DEL AY_0	15: 0	0x0	0x0-0xffff	Offset to the midpoint of Read Leveling in the 0th data group

CONF\_CTL\_174 [63: 0] Offset: 0xae0 DDR2 667: 0x00000000000000000

# Godson 3A1000 Processor User Manual

RDLVL_OFFSET_DEL AY_7	63:48	0x0	0x0-0xffff 7th data set, offset to the midpoint of Read Leveling
RDLVL_OFFSET_DEL AY_6	47:32	0x0	0x0-0xffff 6th data set, offset to the midpoint of Read Leveling
RDLVL_OFFSET_DEL AY_5	31:16	0x0	0x0-0xffff 5th data set, offset to the midpoint of Read Leveling
RDLVL_OFFSET_DEL AY_4	15: 0	0x0	0x0-0xffff 4th data set, offset to the midpoint of Read Leveling
CONF_CTL_175 [63: 0] Offset: 0xaf0 DDR2 667: 0x00000000000000000000000000000000000			
WRLVL_DELAY_1	63:48	0x0	0x0-0xffff In the first data group, control the number of write DQS via DLL delay
WRLVL_DELAY_0	47:32	0x0	0x0-0xffff In the 0th data group, control the number of write DQS via DLL delay
RDLVL_REFRESH_IN TERVAL	31:16	0x0	
RDLVL_OFFSET_DEL 15:	0	0x0	0x0-0xffff 8th data set, offset to the midpoint of Read Leveling

74

# Page 87

			Godson <b>3A1000</b> Processor User Manual Part 1	
AY_8				
CONF_CTL_176 [63: 0] Offs	et: 0xb00 DD	R2 667: 0x0	00000000000000	
WRLVL_DELAY_5	63:48	0x0	0x0-0xffff In the 5th data group, control the number of write DQS via DLL delay	
WRLVL_DELAY_4	47:32	0x0	$0x0\hbox{-}0xffff$ In the 4th data group, control the number of write DQS via DLL delay	
WRLVL_DELAY_3	31:16	0x0	0x0-0xffff 3rd data group, control the number of write DQS via DLL delay	
WRLVL_DELAY_2	15: 0	0x0	0x0-0xffff In the second data group, control the number of write DQS via DLL delay	
CONF_CTL_177 [63: 0] Offs	et: 0xb10 DD	R2 667: 0x0	00000000000000	
WRLVL_REFRESH_I	63:48	0x0	Maximum number of refresh commands between two automatic Write Leveling 0x0-0xffff	
NTERVAL	05.46	UXU	(Should be set to 0)	
WRLVL_DELAY_8	47:32	0x0	$0x0\mbox{-}0xffff$ 8th data group, control the number of write DQS via DLL delay	
WRLVL_DELAY_7	31:16	0x0	0x0-0xffff 7th data group, control write DQS via DLL delay number	
WRLVL_DELAY_6	15: 0	0x0	$0x0\mbox{-}0xffff$ In the 6th data group, control the number of write DQS via DLL delay	
CONF_CTL_178 [63: 0] Offset: 0xb20 DDR2 667: 0x00000c2d00000c2d				
TDFI_RDLVL_RESP 63:32		0x0	0x0-0xffff Save DFI Trdlvl_resp time parameter	
TDFI_RDLVL_MAX	31: 0	0x0	0x0-0xffff Save DFI Trdlvl_max time parameter	
CONF_CTL_179 [63: 0] Offset: 0xb30 DDR2 667: 0x00000c2d00000c2d				
TDFI_WRLVL_RESP 63:32		0x0	0x0-0xffff Save DFI Twrlvl_resp time parameter	
TDFI_WRLVL_MAX	31: 0	0x0	0x0-0xffff Save DFI Twrlvl_max time parameter	

75

### Page 88

#### Godson 3A1000 Processor User Manual Part 1

# 9 HyperTransport controller

In Godson 3, the HyperTransport bus is used to connect external devices and interconnect multiple chips. When used for peripheral connection,

The user program can freely choose whether to support IO Cache consistency (set by the address window Uncache window, see x.4.2

Section). In the Cache consistency support mode, the internal DMA access of the IO device is transparent to the Cache layer, that is, no communication is required.

The consistency is maintained through the program Cache instruction, but the consistency is automatically maintained by the hardware. When used for multi-chip interconnection, H

Controller (the initial address is 0x0C00\_0000\_0000 - 0x0DFF\_FFFF\_FFF) hardware automatically

 $Cache\ consistency, but\ HT1\ controller\ (initial\ address\ is\ 0x0E00\_0000\_0000-0x0FFF\_FFFF\_FFFF)\ is\ not\ supported$ 

Cache consistency between slices. See section x.5 for details.

The HyperTransport controller supports up to two-way 16-bit width, and the maximum operating frequency is 800Mhz. Automatically in the system

After the connection is initialized and established, the user can modify the required operating frequency and width by modifying the configuration register in the protocol

Change, re-initialize, see section x.1 for details.

The main characteristics of Godson 3 HyperTransport controller are as follows:

- Support 200/400 / 800Mhz
- Support 8/16 bit width
- Each HT controller (HT0 / HT1) can be configured as two 8-bit HT controllers
- The direction of bus control signals (including PowerOK, Rstn, LDT\_Stopn) can be configured
- Peripheral DMA space Cache / Uncache can be configured
- HT0 controller can be configured as Cache consistency mode when used for multi-chip interconnection

# 9.1 HyperTransport hardware setup and initialization

HyperTransport bus is composed of transmission signal bus and control signal pins, etc. The following table gives

HyperTransport bus related pins and their functions.

Table 9-1 HyperTransport bus related pin signals

```
{PCI Config [7],
                            HT surrounding lefterUse HyperTransport peripheral signals as 1.8v signals, these signals include
 PCI_Config [0]}
                            Voltage control
                                                   HT_8x2, HT_Mode, HT_Powerok, HT_Rstn,
                                                   HT_Ldt_Stopn, HT_Ldt_Reqn.
                                             01: reserved.
                                              10: Use HyperTransport peripheral signals as 2.5v signals.
                                             11: Use HyperTransport peripheral signals as 3.3v signals.
                            Bus width
HT0_8x2
                                             1: Configure the 16-bit HyperTransport bus as two independent 8-bit buses,
                                                 Controlled by two independent controllers, the address space is divided into
                                                    HT0 Lo: address [40] = 0;
                                                    HT0 Hi: address [40] = 1:
                                              0: Use the 16-bit HyperTransport bus as a 16-bit bus, by
                                                  HT0_Lo control, the address space is the address of HT0_Lo, namely address [40]
                                                  = 0; HT0_Hi all signals are invalid.
```

76

Master mode 1: Set HT0\_Lo to master mode, in this mode, bus control signals HT0\_Lo\_mode Driven by HT0\_Lo, these control signals include HT0\_Lo\_Powerok, HT0\_Lo\_Rstn, HT0\_Lo\_Ldt\_Stopn. In this mode, these controls The control signal can also be bidirectionally driven. At the same time this pin determines (negative) registration The initial value of the device "Act as Slave", when this register is 0, The Bridge bit in the packet on the HyperTransport bus is 1, otherwise it is 0. In addition, when this register is 0, if the  $\ensuremath{\mathsf{HyperTransport}}$  bus If the address is not hit in the receiving window of the controller, it will be regarded as a P2P request. Newly sent back to the bus, if this register is 1, there is no hit, it is regarded as an error Respond to false requests. 0: Set HT0\_Lo to slave mode, in this mode, bus control signals, etc. Driven by the opposite device, these control signals include HT0\_Lo\_Powerok,  $HT0\_Lo\_Rstn, HT0\_Lo\_Ldt\_Stopn. \ In \ this \ mode, \ these \ controls$ The control signal is driven by the other device. If it is not driven correctly, the Does not work correctly. line HyperTransport bus Powerok signal, HT0\_Lo\_Powerok total Powerok When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Lo; When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. HT0\_Lo\_Rstn Bus Rstn HyperTransport bus Rstn signal, When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Lo; When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. HT0\_Lo\_Ldt\_Stopn total line HyperTransport bus Ldt\_Stopn signal, Ldt\_Stopn When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Lo; When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. HT0 Lo Ldt Reqn total line HyperTransport bus Ldt\_Reqn signal, Ldt\_Reqn Master mode 1: Set HT0\_Hi to master mode, in this mode, bus control signals, etc. HT0 Hi mode Driven by HT0 Hi, these control signals include HT0 Hi Powerok, HT0\_Hi\_Rstn, HT0\_Hi\_Ldt\_Stopn. In this mode, these controls The signal can also be bidirectionally driven. At the same time this pin determines (inverts) the register The initial value of "Act as Slave", when this register is 0, HyperTransport The Bridge bit in the packet on the bus is 1, otherwise it is 0. In addition, this deposit When the device is 0, if the requested address on the HyperTransport bus is not in control When the receiving window of the controller hits, it will be sent back to the bus as a P2P request, such as If this register is 1, there is no hit, it will respond as an error request. 0: Set HT0 Hi to slave mode, in this mode, bus control signals, etc. Driven by the counterpart device, these control signals include HT0\_Hi\_Powerok, HT0\_Hi\_Rstn, HT0\_Hi\_Ldt\_Stopn. In this mode, these controls The signal is driven by the other device. If it is not driven correctly, the HT bus does not Works correctly. HT0 Hi Powerok line HyperTransport bus Powerok signal, total When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Hi; Powerok When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. When HT0\_8x2 is 1, control the upper 8-bit bus; When HT0 8x2 is 0, it is invalid. HT0\_Hi\_Rstn Bus Rstn HyperTransport bus Rstn signal, When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Hi; When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. When HT0 8x2 is 1, control the upper 8-bit bus; When HT0 8x2 is 0, it is invalid. HT0\_Hi\_Ldt\_Stopn total line HyperTransport bus Ldt\_Stopn signal, Ldt\_Stopn When HT0\_Lo\_Mode is 1, it is controlled by HT0\_Hi; When HT0\_Lo\_Mode is 0, it is controlled by the opposite device. When HT0\_8x2 is 1, control the upper 8-bit bus; When HT0 8x2 is 0, it is invalid. HT0 Hi Ldt Reqn total line HyperTransport bus Ldt\_Reqn signal, Ldt Rean When HT0\_8x2 is 1, control the upper 8-bit bus; When HT0\_8x2 is 0, it is invalid. HT0\_Rx\_CLKp [1: 0] CLK [1:0] HyperTransport bus CLK signal

77

### Page 90

### Godson **3A1000** Processor User Manual Part 1

HT0_Rx_CLKn [1: 0]	When HT0_8x2 is 1, CLK [1] is controlled by HT0_Hi
HT0_Tx_CLKp [1: 0]	CLK [0] is controlled by HT0_Lo
HT0_Tx_CLKp [1: 0]	When HT0_8x2 is 0, CLK [1: 0] is controlled by HT0_Lo
HT0_Rx_CTLp [1: 0]	CTL [1: 0] HyperTransport bus CTL signal
HT0_Rx_CTLn [1: 0]	When HT0_8x2 is 1, CTL [1] is controlled by HT0_Hi
HT0_Tx_CTLp [1: 0] HT0_Tx_CTLn [1: 0]	CTL [0] is controlled by HT0 Lo
	When HT0_8x2 is 0, CTL [1] is invalid
	CTL [0] is controlled by HT0_Lo
HT0_Rx_CADp [15: 0]	CAD [15: 0] HyperTransport bus CAD signal
HT0_Rx_CADn [15: 0]	When HT0 8x2 is 1, CAD [15: 8] is controlled by HT0 Hi
HT0_Tx_CADp [15: 0]	CAD [7: 0] is controlled by HTO_Lo
HT0_Tx_CADn [15: 0]	When HT0_8x2 is 0, CAD [15: 0] is controlled by HT0_Lo

 $The \ initialization \ of \ Hyper Transport \ starts \ automatically \ after \ each \ reset \ is \ completed, \ and \ the \ Hyper Transport \ bus \ after \ a \ cold \ start$ 

Will automatically work at the lowest frequency (200Mhz) and the smallest width (8bit), and try to initiate the bus handshake. initialization

The status of completion can be read from the register "Init Complete" (see Section 9.5.2). After initialization, the total

 $The \ width \ of the \ line \ can \ be \ read \ from \ the \ registers \ "Link \ Width \ Out" \ and \ "Link \ Width \ In" \ (see \ Section \ 9.5.2). \ in$ 

After the initialization is completed, the user can reset the registers "Link Width Out", "Link Width In" and "Link

Freq "programming, at the same time need to program the corresponding register of the other device, after the programming is completed, you need to reheat

Bit bus or re-initialize the bus by HT Ldt Stopn signal, so that the programmed value

Effective after initialization. After reinitialization, the HyperTransport bus will work at the new frequency and width. Need attention

Yes, the configuration of the devices at both ends of HyperTransport needs to be one-to-one correspondence, otherwise it will make the HyperTransport interface not Can work normally.

## 9.2 HyperTransport protocol support

The HyperTransport bus supports most of the commands in the 1.03 protocol, and the extensions supported in multi-chip interconnect are consistent.

Some extended instructions have been added to the sex protocol. For the two modes, the commands that the HyperTransport receiver can receive are.

As shown in the table below. It should be noted that the atomic operation commands of the HyperTransport bus are not supported.

Table 9-2 Commands that the HyperTransport receiver can receive

coding	Channel command	Standard mode	Extension (consistency)
000000-	NOP	Empty package or flow con-	trol
000001 N	PC FLUSH	No operation	
x01xxx N	PC Write	bit 5: 0-Nonposted	bit 5: Must be 1, POSTED
	or	1-Posted	
	PC	bit 2: 0 – Byte	bit 2: 0 – Byte
		1 – Doubleword	1 – Doubleword
		bit 1: Don't Care	bit 1: Don't Care
		bit 0: Don't Care	bit 0: must be 1
01xxxx N	PC Read	bit 3: Don't Care	bit 3: Don't Care
		bit 2: 0 – Byte	bit 2: 0 – Byte
		1 – Doubleword	1 – Doubleword
		bit 1: Don't Care	bit 1: Don't Care
		bit 0: Don't Care	bit 0: must be 1

78

#### Page 91

#### Godson 3A1000 Processor User Manual Part 1

110000 R	RdResponse	Read operation returns	
110011 R	TgtDone	Write operation returns	
110100 PC	WrCoherent		Write command extension
110101 PC	WrAddr		Write address extension
111000 R	RespCoherent		Read response extension
111001 NPC RdCoh	erent		Read command extension
111010 PC	Broadcast	No operation	
111011 NPC RdAdd	r		Read address extension
111100 PC	FENCE	Guaranteed order relationship	
111111-	Sync / Error	Sync / Error	

For the sending end, the commands sent out in the two modes are shown in the following table.

Table 9-3 Commands to be sent out in two modes

coding	aisle	command	Standard mode	Extension (consistency)
000000-		NOP	Empty package or flow control	
x01x0x NPC		Write	bit 5: 0-Nonposted	bit 5: Must be 1, POSTED
	or		1-Posted	
	PC		bit 2: 0 – Byte	bit 2: 0 – Byte
			1 – Doubleword	1 – Doubleword
			bit 0: must be 0	bit 0: must be 1
010x0x NPC		Read	bit 2: 0 – Byte	bit 2: 0 – Byte
			1 – Doubleword	1 – Doubleword
			bit 0: Don't Care	bit 0: must be 1
110000 R		RdResponse	Read operation returns	
110011 R		TgtDone	Write operation returns	
110100 PC		WrCoherent		Write command extension
110101 PC WrAc		WrAddr		Write address extension
111000 R		RespCoherent		Read response extension
111001 NPC		RdCoherent		Read command extension

Read address extension

 111011 NPC
 RdAddr
 --- 

 111111
 Sync / Error
 Will only forward

## 9.3 HyperTransport interrupt support

The HyperTransport controller provides 256 interrupt vectors, which can support Fix, Arbitor and other types of interrupts.

However, there is no support for hardware automatic EOI. For these two types of interrupts, the controller will automatically write after receiving Into the interrupt register, and according to the interrupt mask register settings for the system interrupt controller interrupt notification. Concrete For interrupt control, see the interrupt control register set in Section 5.

In addition, the controller specifically supports PIC interrupts to speed up this type of interrupt processing.

A typical PIC interrupt is completed by the following steps: ① The PIC controller sends a PIC interrupt request to the system; ② The system

Send the interrupt vector query to the PIC controller; ③ The PIC controller sends the interrupt vector number to the system; ④ The system clears the PIC controller

The corresponding interrupt on the controller. Only after the above four steps are completed, the PIC controller will issue the next interrupt to the system. for

79

#### Page 92

#### Godson 3A1000 Processor User Manual Part 1

Godson No.3 HyperTransport controller will automatically perform the first 3 steps and write the PIC interrupt vector to 256

Corresponding position in an interrupt vector. After the software system has processed the interrupt, it needs to perform step 4 processing, which is to

The PIC controller issues a clear interrupt. After that, the process of the next interrupt is started.

## 9.4 HyperTransport address window

## 9.4.1 HyperTransport space

In the Godson 3 processor, the default four HyperTransport address windows are as follows:

Table 9-4 Addresses of the default 4 HyperTransport address windows

Base address	End address	size	definition
0x0C00_0000_0000 0x0CFF	_FFFF_FFFF	1 Tbytes	HT0_LO window
0x0D00_0000_0000 0x0DFF	F_FFFF_FFFF	1 Tbytes	HT0_HI window
0x0E00_0000_0000 0x0EFF	_FFFF_FFFF	1 Tbytes	HT1_LO window
0x0F00_0000_0000	0x0FFF_FFFF_FFFF	1 Tbytes	HT1_HI window

By default (the system address window is not configured separately), the software

The distribution of the specific address windows between is described in the following table.

HyperTransport interface to access, in addition, the software can be configured through the address window on the crossbar Set to access it with other address space (see section 2.5). Each HyperTransport interface has an internal 40-bit address space

The address window of HyperTransport interface protocol of Godson 3 processor is as follows:

Table 9-5 Address window distribution of HyperTransport interface of Loongson 3 processor

Base address	End address	size	definition
0x00_0000_0000	0xFC_FFFF_FFFF	1012 Gbytes	MEM space
0xFD_0000_0000	0xFD_F7FF_FFFF	3968 Mbytes	Keep
0xFD_F800_0000	0xFD_F8FF_FFFF	16 Mbytes	Interrupt
0xFD_F900_0000	0xFD_F90F_FFFF	1 Mbyte	PIC interrupt response
0xFD_F910_0000	0xFD_F91F_FFFF	1 Mbyte	system message
0xFD_F920_0000	0xFD_FAFF_FFFF	30 Mbytes	Keep
0xFD_FB00_0000	0xFD_FBFF_FFFF	16 Mbytes	HT controller configuration space
0xFD_FC00_0000	0xFD_FDFF_FFFF	32 Mbytes	I / O space
0xFD_FE00_0000	0xFD_FFFF_FFFF	32 Mbytes	HT bus configuration space

0xFE\_0000\_0000 0xFF\_FFFF\_FFFF 8 Gbytes Keep

# 9.4.2 Internal window configuration of HyperTransport controller

Godson 3 processor HyperTransport interface provides a variety of rich address windows for users to use, including

80

# Page 93

#### Godson 3A1000 Processor User Manual Part 1

#### As follows:

#### Table 9-6 Address window provided in HyperTransport interface of Loongson 3 processor

Address window Window	usumban aaaant hus	effect	Remarks
Address window window	number accept bus	епест	Remarks
Receive window 3 (See window configuration 9.5.4)	HyperTransport	Determine whether to HyperTransport Visits sent on the bus ask.	reWeinen in main bridge mode (ie configuration register Act_as_slave is 0), only falls in Access in these address windows will be internal The bus responds, other visits will be recognized Send back for P2P access
			HyperTransport bus; in the design When in standby mode (that is, in the configuration register act_as_slave is 1), only falls here Access in these address windows will be Received and processed by the line, other visits will be According to the agreement to return an error.
Post window 2 (See window configuration	Internal bus		inflatonalal write visits that fall in these address spaces
9.5.8)		HyperTransport Bus write access Post Write	Post Write: HyperTransport protocol In this kind of write access does not need to wait for writing In response, that is, the controller sends to the bus After this write access will enter the processor Row write access complete response.
Prefetch window 2	Internal bus		relicitives the processor cores are executed out of order, the total
(See window configuration			classes some guess read access or fetch
9.5.9)		Fetch access.	Access, this access for some IO space it is wrong. By default, this
			Access to the HT controller will return directly without
			Visit the HyperTransport bus
			ask. Through these windows you can enable
			This type of access to the HyperTransport bus ask.
Uncache window 2	HyperTransport	Determine whether to	IO DMA inside Loongson 3 processor
(See window configuration		HyperTransport	Access, in the case of Cache side
Section 9.5.10)			heabuss is determined by the secondary cache
		For internal	In order to maintain its IO consistency information.
		Uncache access	And through the configuration of these windows, you can make Access hits in these windows
			Uncache way to directly access memory, Without maintaining its IO consistency letter through hardware interest.

# 9.5 Configuration Register

The configuration register module is mainly used to control the configuration register access from the AXI SLAVE terminal or the HT RECEIVER terminal.

Question, external interrupt processing, and save a lot of configuration registers visible in the software to control various working modes of the system.

First, the access and storage of configuration registers used to control various behaviors of the HT controller are in this module

 $The \ address \ of \ the \ access \ of fset \ is \ 0xFD\_FB00\_0000 \ to \ 0xFD\_FBFF\_FFF \ on \ the \ AXI \ side. \ All \ software \ in \ this \ module \ is \ visible \ access \ of \ a$ 

The registers are shown in the following table:

81

# Godson **3A1000** Processor User Manual Part 1

Table 9-7 All software visible registers in this module

	Tuoic	7 III software visione registers in this mounte
Offset address	name	description
0x30		
0x34 0x38		
0x3c	Bridge Control	Bus Reset Control
0x40		Command, Capabilities Pointer, Capability ID
0x44	Capability	Link Config, Link Control
0x48	Registers	Revision ID, Link Freq, Link Error, Link Freq Cap
0x4c		Feature Capability
0x50	Custom register	MISC
0x54		stehe receiver samples the received cad and ctl values
0x58 0x5c		Interrupt routing control register (LS3A1000E and above) ets the initial value of the receive buffer (LS3A1000E and above)
0x60	receive oursel register si	HT bus receive address window 0 enable (external access)
0x64		HT bus receive address window 0 base address (external access)
0x68	Receive address window	HT bus receive address window 1 enable (external access)
0x6c	Configuration register	HT bus receive address window 1 base address (external access)
0x70		HT bus receive address window 2 enable (external access)
0x74		HT bus receive address window 2 base address (external access)
0x78		, , , , , , , , , , , , , , , , , , , ,
0x7c		
0x80		HT bus interrupt vector register [31: 0]
0x84	Interrupt vector register	HT Bus Interrupt Vector Register [63:32]
0x88		HT Bus Interrupt Vector Register [95:64]
0x8c		HT bus interrupt vector register [127: 96]
0x90		HT bus interrupt vector register [159: 128]
0x94		HT Bus Interrupt Vector Register [191: 160]
0x98		HT Bus Interrupt Vector Register [223: 192]
0x9C		HT Bus Interrupt Vector Register [255: 224]
0xA0		HT bus interrupt enable register [31: 0]
0xA4		HT bus interrupt enable register [63:32]
0xA8		HT bus interrupt enable register [95:64]
0xAC		HT bus interrupt enable register [127: 96]
0xB0	Interrupt enable register	HT bus interrupt enable register [159: 128]
0xB4		HT bus interrupt enable register [191: 160]
0xB8		HT bus interrupt enable register [223: 192]
0xBC		HT bus interrupt enable register [255: 224]
0xC0	Interrupt	Interrupt Capability
0xC4	Discovery &	DataPort
0xC8	Configuration	IntrInfo [31: 0]
0xCC 0xD0		IntrInfo [63:32] HT bus POST address window 0 enable (internal access)
0xD4	POST address window	HT bus POST address window 0 base address (internal access)
0xD8	Configuration register	HT bus POST address window 0 base address (internal access)
	O	HT bus POST address window 1 base address (internal access)
0xDC 0xE0	Profetchable address	dbW bus can be prefetched address window 0 enabled (internal access)
0xE4	Configuration register	HT bus prefetchable address window 0 base address (internal access)
	<i>5</i>	vas preteinane adaress window o vase address (intellial access)

# Page 95

# Godson **3A1000** Processor User Manual Part 1

0xE8		HT bus prefetch address window 1 enabled (internal access)
0xEC		Ht bus prefetchable address window 1 base address (internal access)
0xF0		HT bus Uncache address window 0 enable (internal access)
0xF4	Uncache address window	HT bus Uncache address window 0 base address (internal access)
0xF8	Configuration register	HT bus Uncache address window 1 is enabled (internal access)
0xFC		HT bus Uncache address window 1 base address (internal access)

The specific meaning of each register is as follows:

Offset: 0x3C

Reset value: 0x00200000 Name: Bus Reset Control

Bit field	Bit field name	Bit w	idth reset value	Visit description
31:23 Re	served	4	0x0	Keep
twenty tv	voReset	12	0x0	R / W bus reset control:
				0-> 1: Set HT_RSTn to 0, reset the bus 1-> 0: HT_RSTn is set to 1, the bus is reset
21:18 Re	served	4	0x0	Keep
17	B_interleave	1	0x0	Whether the R / W write response channel allows out-of-order execution (LS3A1000E and Previous version)
				When using multi-chip interconnect mode, it must be set to 1
16	Nop_interleave	1	0x0	Whether the R / W flow control channel allows out-of-order execution (LS3A1000E and above version)
				When using multi-chip interconnect mode, it must be set to 1
15: 0	Reserved	16	0x0	Keep

# 9.5.2 Capability Registers

Offset: 0x40

Reset value: 0x20010008

Name: Command, Capabilities Pointer, Capability ID

		,	- · · · · · · · · · · · · · · · · · · ·		
Bit field	Bit field name	Bit wid	th reset value	Visit de	escription
31:29 HO	ST / Sec	3	0x1	R	Command format is HOST / Sec
28:27 Res	erved	2	0x0	R	Keep
26	Act as Slave	1	0x0 / 0x1	R/WH	IOST / SLAVE mode The initial value is determined by the pin HOSTMODE HOSTMODE pull-up: 0 HOSTMODE drop-down: 1
25	Reserved	1	0x0		Keep
twenty for	nHost Hide	1	0x0	Whethe	r R / W prohibits register access from HT bus
twenty thr	eReserved	1	0x0		Keep
22:18 Uni	t ID	5	0x0	In R / W	V HOST mode: can be used to record the number of IDs used In SLAVE mode: record your own Unit ID
17	Double Ended	1	0x0	R	No dual HOST mode

83

# Page 96

#### Godson **3A1000** Processor User Manual Part 1

16	Warm Reset	1	0x1	R	Bridge Control uses warm reset in reset
15: 8	Capabilities Pointer 8		0xa0	R	Next Cap register offset address
7: 0	Capability ID	8	0x08	R	HyperTransport capability ID

Offset: 0x44

Reset value: 0x00112000

Name: Link Config, Link Control

Name:	Link Config, Link Contr	01			
Bit field	Bit field name	Bit wid	th reset value	Visit des	cription
31	Reserved	1	0x0	1	Keep
30:28 Linl	k Width Out	3	0x0	R / W Transmitter width  The value after cold reset is the maximum width of the current connection, write this post The value of the register will be the next warm reset or HT  Effective after Disconnect 000: 8-bit mode 001: 16-bit mode	
27	Reserved	1	0x0	1	Keep
26:24 Linl	k Width In	3	0x0		ceiver width The value after cold reset is the maximum width of the current connection, write this post The value of the register will be the next warm reset or HT Effective after Disconnect
twenty thr	eDw Fc out	1	0x0	R	The sender does not support double-word flow control
22:20 Max	x Link Width out	3	0x1	R	The maximum width of the sending end of the HT bus: 16bits
19	Dw Fc In	1	0x0	R	The receiver does not support double-word flow control
18:16 Max	x Link Width In	3	0x1	R ]	Maximum width of HT bus receiving end: 16bits

15:14 Re	eserved	2	0x0	Keep	
13	LDTSTOP # Tristate Enable	1	0x1	R / W When the HT bus enters the HT Disconnect Close HT PHY	state, is it off?
				1: Close	
				0: do not close	
12:10 Re	eserved	3	0x0	Keep	
9	CRC Error (hi)	1	0x0	R / W CRC error in the upper 8 bits	
8	CRC Error (lo)	1	0x0	CRC error occurred in the lower 8 bits of R / W	
7	Trans off	1	0x0	R / W HT PHY shutdown control When in 16-bit bus operating mode	
				1: Turn off high / low 8-bit HT PHY 0: enable the low 8-bit HT PHY,	
				The upper 8-bit HT PHY is controlled by b	oit 0
6	End of Chain	0	0x0	R HT bus end	
5	Init Complete	1	0x0	R Whether the HT bus initialization is complete.	eted
4	Link Fail	1	0x0	R Indicates connection failure	
3: 2	Reserved	2	0x0	Keep	
1	CRC Flood Enable	1	0x0	R/W Whether to flood the HT bus when a CRC er	ror occurs
0	Trans off (hi)	1	0x0	When R / W uses 16-bit HT bus to run 8-bit protoc High 8-bit PHY shutdown control	ol,
				1: Turn off the upper 8-bit HT PHY	
				0: enable high 8-bit HT PHY	

84

# Page 97

#### Godson **3A1000** Processor User Manual Part 1

Offset: 0x48

Reset value: 0x80250023

Name: Revision ID, Link Freq, Link Error, Link Freq Cap

Bit field Bit field name Bit width reset value Visit description

31:16 Link Freq Cap		16	16 0x0025 R		Supported HT bus frequency 200Mhz, 400Mhz, 800Mhz,
15:14 Re	served	2	0x0		Keep
13	Over Flow Error	1	0x0	R	HT bus packet overflow
12	Protocol Error	1	0x0	R/Wp	rotocol error,  Refers to an unrecognized command received on the HT bus
11: 8	Link Freq	4	0x0	R/WF	IT bus operating frequency The value written to this register will be the next warm reset or HT Effective after Disconnect 0000: 200M 0010: 400M 0101: 800M
7: 0	Revision ID	8	0x23	R/Wv	ersion number: 1.03

Offset: 0x4C

Reset value: 0x00000002

Name: Feature Capability

ви пена	Bit field name	BIL WIG	in reset value	V ISIT GE	escription
31: 9	Reserved	25	0x0		Keep
8	Extended Register 1		0x0	R	No
7: 4	Reserved	3	0x0		Keep
3	Extended CTL Time 1		0x0	R	No need
2	CRC Test Mode	1	0x0	R	not support
1	LDTSTOP#	1	0x1	R	Support LDTSTOP #
0	Isochronous Mode 1		0x0	R	not support

# 9.5.3 Custom register

Offset: 0x50

Reset value: 0x00904321

Name: MISC

Bit field Bit field name Bit width reset value Visit description

31 Reserved 1 0x0 Keep

30	Ldt Stop Gen	1	0x0	R / W puts the bus into LDT DISCONNECT mode The correct method is: 0-> 1
29	Ldt Req Gen	1	0x0	R / W wake up HT bus from LDT DISCONNECT, set $LDT\_REQ\_n$

The correct way is to set 0 first and then set 0: 0> 1 In addition, direct read and write requests to the bus can also be automatically

Wake up bus

85

# Page 98

#### Godson **3A1000** Processor User Manual Part 1

Bit field	d Bit field name	Bit w	ridth reset value	Visit description
28:24 In	nterrupt Index	5	0x0	R / W to which interrupts other than standard interrupts are redirected In the interrupt vector (including SMI, NMI, INIT, INTA, INTB, INTC, INTD) A total of 256 interrupt vectors, this register indicates the interrupt The upper 5 bits of the vector, the internal interrupt vector is as follows: 000: SMI 001: NMI 010: INIT 011: Reservered 100: INTA 101: INTB 110: INTC 111: INTD
twenty	threDword Write	1	0x1	R / W For 32/64/128/256 bit write access, whether to use Dword Write command format 1: Use Dword Write 0: Use Byte Write (with MASK)
twenty	twoCoherent Mode	1	0x0	R Whether it is processor consistency mode Determined by pin ICCC_EN
twenty	oneNot Care Seqid	1	0x0	Does R / W don't care about HT order relationship
20	Not Axi2Seqid	1	0x1	R Whether to convert the commands on the Axi bus to different SeqIDs, If not converted, all read and write commands will be used Fixed ID number in Fixed Seqid 1: No conversion 0: conversion
19:16 F	ixed Seqid	4	0x0	R / W When Not Axi2Seqid is valid, configure the Seqid
15:12 P	riority Nop	4	0x4	R / W HT bus Nop flow control packet priority
11: 8	Priority NPC	4	0x3	R / W Non Post channel read and write priority
7: 4	Priority RC	4	0x2	R / W Response channel reading and writing priority
3: 0	Priority PC	4	0x1	$R/W$ Post channel read and write priority $0x0: highest priority \\ 0xF: lowest priority \\ The priority of each channel is changed according to time. \\ High priority strategy, the group register is used to configure each channel 'S initial priority$

# 9.5.4 Receive diagnostic register

Offset: 0x54

Reset value: 0x000000000

Name: Receive diagnostic register

Bit field	Bit field name	Bit width reset value	Visit description
0	Sample_en	1 0x0	R / W enables cad and ctl for sampling input
			0x0: prohibited
			0x1: enable
15: 8	rx_ctl_catch	twenty four0	R / W saves the input ctl obtained by sampling
			(0, 2, 4, 6) Four phases corresponding to CTL0 sampling
			(1, 3, 5, 7) Four phases corresponding to CTL1 sampling
31:16 rx_	cad_phase_0	twenty four0	R / W save the input CAD [15: 0] value obtained by sampling

86

#### Page 99

#### Godson 3A1000 Processor User Manual Part 1

# 9.5.5 Interrupt routing mode selection register (LS3A1000E and above)

Offset: 0x58

Reset value: 0x00000000

Name: Interrupt routing mode selection register

## 9.5.6 Receive buffer initial register (LS3A1000E and above)

Offset: 0v5c

Reset value: 0x07778888

Name: Receive buffer initialization configuration register

Bit field Bit field name Bit width reset value Visit description 27:24 rx\_buffer\_r\_data 4 0x7 R / W Receive buffer read data buffer initialization information 0x7 R / W receive buffer npc data buffer initialization information 23:20 rx\_buffer\_npc\_data 4 19:16 rx\_buffer\_pc\_data 4 0x7 R / W receive buffer pc data buffer initialization information  $15:12\ rx\_buffer\_b\_cmd \qquad \qquad 4 \qquad \qquad 0x8 \qquad \qquad R\ /\ W\ receive\ buffer\ initialization\ command\ of\ the\ receive\ command\ buffer\ buffe$ interest 11: 8 rx\_buffer\_r\_cmd 4 0x8 R / W receive buffer read command initialization information 0x8 R / W receive buffer npc command buffer initialization information 7: 4 rx\_buffer\_npc\_cmd 4 rx\_buffer\_pc\_cmd 4 0x8 R / W receive buffer pc command buffer initialization information

## 9.5.7 Receive Address Window Configuration Register

The address window hit formula in this controller is as follows:

hit = (BASE & MASK) == (ADDR & MASK)

 $addr\_out = TRANS\_EN?\ TRANS\ |\ ADDR\ \& \sim MASK:\ ADDR$ 

It is worth mentioning that when configuring the address window register, the high bit of MASK should be all 1s and the low bit should be all 0s. MASK

The actual number of digits in  $\boldsymbol{0}$  indicates the size of the address window.

The address in this window is the address received on the HT bus. The HT address falling in this window will be sent to the CPU,

Commands at other addresses will be forwarded back to the HT bus as P2P commands

Offset: 0x60

Reset value: 0x00000000

Name: HT bus receive address window 0 enable (external access)

Bit field Bit field name Bit width reset value Visit description

87

## Page 100

# Godson ${\bf 3A1000}$ Processor User Manual Part 1

Bit field	Bit field name	Bit width reset value		Visit description
31	ht_rx_image0_en 1		0x0	R/W HT bus receives address window 0, enable signal
30	ht_rx_image0_ trans_en	1	0x0	R / W HT bus receives address window 0, mapping enable signal
29: 0	ht_rx_image0_ trans [53:24]	16	0x0	R / W HT bus receives the address window 0, the mapped address [53:24],  For LS3A1000D and below, [29:23] is fixed at

Offset: 0x64

Reset value: 0x00000000

#### Name: HT bus receive address window 0 base address (external access)

Dit field Dit field fiallie	DIL WILL	iii reset varue	VISIT description
31:16 ht_rx_image0_	16	0x0	R/W HT bus receive address window 0, address base address [39:24]
base [39:24] 15: 0 ht_rx_image0_ mask [39:24]	16	0x0	R / W HT bus receive address window 0, address masked [39:24]

#### Offset: 0x68

#### Reset value: 0x00000000

#### Name: HT bus receive address window 1 is enabled (external access)

Bit field	Bit field name	Bit wid	th reset value	Visit description
31	ht_rx_image1_en 1		0x0	R / W HT bus receives address window 1, enable signal
30	ht_rx_image1_ trans_en	1	0x0	R / W HT bus receives address window 1, map enable signal
29: 0	ht_rx_image1_ trans [53:24]	16	0x0	$R\ /\ W$ HT bus receives address window 1, the mapped address [53:24],
				0

#### Offset: 0x6c

#### Reset value: 0x00000000

#### Name: HT bus receive address window 1 base address (external access)

Bit field	Bit field name	Bit widt	h reset value	Visit description
31:16 ht_rx	_image1_ base [39:24]	16	0x0	R/W HT bus receive address window 1, address base address [39:24]
	ht_rx_image1_ mask [39:24]	16	0x0	R / W HT bus receive address window 1, address masked [39:24]

#### Offset: 0x70

#### Reset value: 0x00000000

#### Name: HT bus receive address window 2 enable (external access)

Bit field	Bit field name	Bit width reset value		Visit description
31	ht_rx_image2_en 1		0x0	R/W HT bus receives address window 2, enable signal
30	ht_rx_image2_ trans_en	1	0x0	R / W HT bus receives address window 2, map enable signal
29: 0	ht_rx_image2_ trans [53:24]	16	0x0	$R$ / $W$ HT bus receive address window 2, the translated address [53:24], $For  LS3A1000D \ and \ below, [29:23] \ is \ fixed \ at$
				0

88

#### Page 101

#### Godson ${\bf 3A1000}$ Processor User Manual Part 1

## Offset: 0x74

#### Reset value: 0x00000000

#### Name: HT bus receive address window 2 base address (external access)

Bit field	Bit field name	Bit wid	th reset value	Visit description
31:16 ht_	rx_image2_ base [39:24]	16	0x0	R/W HT bus receive address window 2, address base address [39:24]
15: 0	ht_rx_image2_ mask [39:24]	16	0x0	R / W HT bus receive address window 2, address masked [39:24]

#### 9.5.8 Interrupt Vector Register

There are 256 interrupt vector registers in total, of which Fixed and Arbitrated are removed on the HT bus, and the PIC interrupt is directly reflected

Into the 256 interrupt vectors, other interrupts, such as SMI, NMI, INIT, INTA, INTB, INTC, INTD

It can be mapped to any 8-bit interrupt vector through [28:24] of register 0x50, the order of mapping is {INTD}  $\frac{1}{2}$  (INTD)

 $INTC, INTB, INTA, 1'b0, INIT, NMI, SMI\}. At this time, the corresponding value of the interrupt vector is \{Interrupt Index, INTB, INTB,$ 

Partial vector [2: 0]}.

 $For LS3A1000E \ and \ above, 256 \ interrupt \ vectors \ are selected \ according \ to \ the \ interrupt \ routing \ method.$ 

The same mapping to different interrupt lines, the specific mapping method is:

```
ht_int_stripe_1:
```

[0,1,2,3 ..... 63] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

[64,65,66,67 ... 127] Corresponding to interrupt line 1 / HT HI Corresponding to interrupt line 5

 $[128{,}129{,}130{,}131 \dots 191]$  Corresponding to interrupt line 2 / HT HI Corresponding to interrupt line 6

 $[192,193,194,195 \dots 255]$  corresponds to interrupt line 3 / HT HI corresponds to interrupt line 7

ht\_int\_stripe\_2:

[0,2,4,6 ..... 126] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

[1,3,5,7 ... 127] corresponds to interrupt line 1 / HT HI corresponds to interrupt line 5

[128,130,132,134 ... 254] Corresponding to interrupt line 2 / HT HI Corresponding to interrupt line 6

[129,131,133,135  $\dots$  255] corresponds to interrupt line 3 / HT HI corresponds to interrupt line 7

ht int stripe 4:

[0,4,8,12 ... 252] corresponds to interrupt line 0 / HT HI corresponds to interrupt line 4

[1,5,9,13 ... 253] corresponds to interrupt line 1 / HT HI corresponds to interrupt line 5

[2,6,10,14 ... 254] corresponds to interrupt line 2 / HT HI corresponds to interrupt line 6

 $[3,\!7,\!11,\!15\dots255]$  corresponds to interrupt line 3 / HT HI corresponds to interrupt line 7

The following description of the interrupt vector corresponds to ht\_int\_stripe\_1, and the other two methods can be obtained from the above description.

For LS3A1000D and below, only ht int stripe 1 can be used.

89

#### Page 102

#### Godson 3A1000 Processor User Manual Part 1

Offset: 0x80

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [31: 0]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R/W HT bus interrupt vector register [31: 0],

[31: 0] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

Offset: 0x84

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [63:32]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R / W HT bus interrupt vector register [63:32],
[63:32] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

Offset: 0x88 Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [95:64]

Bit field Bit field name Bit width reset value Visit description

 $31:0 \qquad Interrupt\_case \qquad \qquad 32 \qquad \quad 0x0 \qquad \qquad R \ / \ W \ HT \ bus \ interrupt \ vector \ register \ [95:64],$ 

[95:64] Corresponding to interrupt line 1 / HT HI Corresponding to interrupt line 5

Offset: 0x8c

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [127: 96]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R / W HT bus interrupt vector register [127: 96],

[127: 96] Corresponding to interrupt line 1 / HT HI Corresponding to interrupt line 5

Offset: 0x90

Reset value: 0x000000000

Name: HT Bus Interrupt Vector Register [159: 128]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R / W HT bus interrupt vector register [159: 128],

[159: 128]

Corresponding to interrupt line  $2\,/\,HT$  HI Corresponding to interrupt line  $6\,$ 

Offset: 0x94

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [191: 160]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R/W HT bus interrupt vector register [191: 160].

[191: 160] Corresponding to interrupt line 2 / HT HI Corresponding to interrupt line 6

Offset: 0x98

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [223: 192]

90

## Page 103

#### Godson **3A1000** Processor User Manual Part 1

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_case 32 0x0 R / W HT bus interrupt vector register [223: 192],

[223: 192] Corresponding to interrupt line 3 / HT HI Corresponding to interrupt line 7

Offset: 0x9c

Reset value: 0x00000000

Name: HT Bus Interrupt Vector Register [255: 224]

Bit field Bit field name Bit width reset value Visit description

 $31:0 \qquad \text{Interrupt\_case} \qquad \qquad 32 \qquad \qquad 0x0 \qquad \qquad R \, / \, W \, HT \, \text{bus interrupt vector register [255: 224]},$ 

[255: 224] Corresponding to interrupt line 3 / HT HI Corresponding to interrupt line 7

# 9.5.9 Interrupt enable register

A total of 256 interrupt enable registers correspond to the interrupt vector registers. Set 1 to enable the corresponding interrupt, set 0 to Interrupt masking.

Offset: 0xa0

Reset value: 0x00000000

Name: HT Bus Interrupt Enable Register [31: 0]

Bit field Bit field name Bit width reset value Visit description

 $31: 0 \qquad Interrupt\_mask \qquad \qquad 32 \qquad \quad 0x0 \qquad \qquad R \ / \ W \ HT \ bus \ interrupt \ enable \ register \ [31: 0],$ 

[31: 0] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

Offset: 0xa4

Reset value: 0x00000000

Name: HT Bus Interrupt Enable Register [63:32]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt mask 32 0x0 R/W HT bus interrupt enable register [63:32],

[63:32] Corresponding to interrupt line 0 / HT HI Corresponding to interrupt line 4

Offset: 0xa8

Offset: 0xac

Reset value: 0x00000000

Name: HT Bus Interrupt Enable Register [95:64]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_mask 32 0x0 R / W HT bus interrupt enable register [95:64],
[95:64] Corresponding to interrupt line 1 / HT HI Corresponding to interrupt line 5

[75.04]

Reset value: 0x000000000

Name: HT Bus Interrupt Enable Register [127: 96]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_mask 32 0x0 R/W HT bus interrupt enable register [127: 96],

[127: 96] Corresponding to interrupt line 1 / HT HI Corresponding to interrupt line 5

Offset: 0xb0

Reset value: 0x000000000

91

# Page 104

#### Godson 3A1000 Processor User Manual Part 1

Name: HT Bus Interrupt Enable Register [159: 128]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_mask 32 0x0 R / W HT bus interrupt enable register [159: 128],

[159: 128] Corresponding to interrupt line 2 / HT HI Corresponding to interrupt line 6

Offset: 0xb4

Reset value: 0x000000000

Name: HT Bus Interrupt Enable Register [191: 160]

Bit field Bit field name Bit width reset value Visit description

 $31:0 \qquad Interrupt\_mask \qquad \qquad 32 \qquad \qquad 0x0 \qquad \qquad R \ / \ W \ HT \ bus \ interrupt \ enable \ register \ [191: 160],$ 

[191: 160] Corresponding to interrupt line 2 / HT HI Corresponding to interrupt line 6

Offset: 0xb8

Reset value: 0x00000000

Name: HT Bus Interrupt Enable Register [223: 192]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_mask 32 0x0 R / W HT bus interrupt enable register [223: 192],

[223: 192] Corresponding to interrupt line 3 / HT HI Corresponding to interrupt line 7

Offset: 0xbc

Reset value: 0x00000000

Name: HT Bus Interrupt Enable Register [255: 224]

Bit field Bit field name Bit width reset value Visit description

31: 0 Interrupt\_mask 32 0x0 R / W HT bus interrupt enable register [255: 224],

[255: 224] Corresponding to interrupt line 3 / HT HI Corresponding to interrupt line 7

## 9.5.10 Interrupt Discovery & Configuration

Offset: 0xc0

Reset value: 0x80000008

Name: Interrupt Capability

Bit field Bit field name Bit width reset value Visit description

31:24 Capabilities Pointer 8 0x80 R Interrupt discovery and configuration block

 23:16 Index
 8
 0x0
 R / W Read register offset address

 15: 8
 Capabilities Pointer 8
 0x0
 R Capabilities Pointer

 7: 0
 Capability ID
 8
 0x08
 R Hypertransport Capability ID

Offset: 0xc4

Reset value: 0x00000000

Name: Dataport

Bit field Bit field name Bit width reset value Visit description

 $31:0 \qquad Dataport \qquad \qquad 32 \qquad 0x0 \qquad \qquad R\,/\,W\,When \ the \ previous \ register \ Index \ is \ 0x10, \ this \ register \ is \ read \ and \ written$ 

The result is the 0xa8 register, otherwise 0xac

Offset: 0xc8

Reset value: 0xF8000000

92

## Page 105

#### Godson 3A1000 Processor User Manual Part 1

Name: IntrInfo [31: 0]

Bit field Bit field name Bit width reset value Visit description 31:24 IntrInfo [31:24] 32 0xF8 R Keep

 $23: 2 \qquad \text{IntrInfo [23: 2]} \qquad \text{twenty tw} \text{ox} 0 \qquad \qquad R \ / \ W \ \text{IntrInfo [23: 2]}, \text{ when the PIC interrupt is issued, the value of IntrInfo [23: 2]}, \\$ 

Used to represent interrupt vector

: 0 Reserved 2 0x0 R Keep

Offset: 0xcc

Reset value: 0x000000000 Name: IntrInfo [63:32]

Bit field Bit field name Bit width reset value Visit description

31: 0 IntrInfo [63:32] 32 0x0 R Keep

## 9.5.11 POST address window configuration register

The address window hit formula in this controller is as follows:

hit = (BASE & MASK) == (ADDR & MASK)

It is worth mentioning that when configuring the address window register, the high bit of MASK should be all 1s and the low bit should be all 0s. 0 in MASK

The actual number of bits indicates the size of the address window.

The address in this window is the address received on the AXI bus. All write accesses that fall in this window will immediately be on the AXI B channel

Return and send to the HT bus in the format of POST WRITE command. Instead of writing requests in this window, NONPOST

WRITE is sent to the HT bus, and waits for the HT bus to respond before returning to the AXI bus.

Offset: 0xd0

Reset value: 0x00000000

Name: HT bus POST address window 0 enable (internal access)

Bit field Bit field name Bit width reset value Visit description

31 ht\_post0\_en 1 0x0 R / W HT bus POST address window 0, enable signal

30:23 Reserved 15 0x0 Keep

15: 0 ht\_post0\_trans 16 0x0 R / W HT bus POST address window 0, the translated address

[39:24]

Offset: 0xd4

Reset value: 0x00000000

Name: HT bus POST address window 0 base address (internal access)

Bit field Bit field name Bit width reset value Visit description

 $31:16 \text{ ht\_post0\_base}$  16 0x0 R/W HT bus POST address window 0, address base address [39:24]

[39:24]

15: 0 ht\_post0\_mask 16 0x0 R / W HT bus POST address window 0, address masked [39:24]

[39:24]

Offset: 0xd8

Reset value: 0x00000000

Name: HT bus POST address window 1 enable (internal access)

Bit field Bit field name Bit width reset value Visit description

93

#### Page 106

## Godson **3A1000** Processor User Manual Part 1

Bit field	Bit field name	Bit widt	h reset value	Visit description
31	ht_post1_en	1	0x0	R/W HT bus POST address window 1, enable signal
30:23 Res	erved	15	0x0	Keep
15: 0	ht_post1_trans [39:24]	16	0x0	$R/W$ HT bus POST address window 1, the translated address $[39{:}24]$

Offset: 0xdc

Reset value: 0x00000000

Name: HT bus POST address window 1 base address (internal access)

Bit field Bit field name Bit width reset value Visit description

31:16 ht\_post1\_base 16 0x0 R / W HT bus POST address window 1, address base address [39:24]

15: 0 ht\_post1\_mask [39:24]

16 0x0 R / W HT bus POST address window 1, address masked [39:24]

[39:24]

#### 9.5.12 Prefetch address window configuration register

The address window hit formula in this controller is as follows:

hit = (BASE & MASK) == (ADDR & MASK)

 $It is worth \ mentioning \ that \ when \ configuring \ the \ address \ window \ register, \ the \ high \ bit \ of \ MASK \ should \ be \ all \ 1s \ and \ the \ low \ bit \ should \ be \ all \ 0s. \ 0 \ in \ MASK \ should \ be \ all \ 1s \ and \ the \ low \ bit \ should \ be \ all \ 0s. \ 0 \ in \ MASK \ should \ be \ all \ 0s. \ 0 \ in \ mask \ should \ shoul$ 

The actual number of bits indicates the size of the address window.

The address in this window is the address received on the AXI bus. The instruction fetch instruction that falls in this window, CACHE access will be issued To the HT bus, other fetch instructions or CACHE access will not be sent to the HT bus, but will return immediately.

Read command will return the corresponding number of invalid read data.

Offset: 0xe0

Reset value: 0x00000000

Name: HT bus prefetch address window 0 enabled (internal access)

Bit field Bit field name Bit width reset value Visit description

31 ht\_prefetch0\_en 1 0x0 R / W HT bus can prefetch address window 0, enable signal 30:23 Reserved 15 0x0 Keep

 $15:0 \qquad \text{ ht\_prefetch0\_trans} \qquad 16 \qquad 0x0 \qquad \qquad R \ / \ W \ HT \ \text{bus can prefetch the address window 0, the translated address}$ 

[39:24]

Offset: 0xe4

Reset value: 0x00000000

Name: HT bus prefetchable address window 0 base address (internal access)

Bit field Bit field name Bit width reset value Visit description

 $31:16 \ \text{ht\_prefetch0\_} \qquad \qquad 16 \qquad 0x0 \qquad \qquad R \ / \ W \ \text{HT bus can pre-fetch address window 0, address base address [39:24]} \qquad \qquad Bit \ \text{address}$ 

15: 0 ht\_prefetch0 16 0x0 R / W HT bus can prefetch address window 0, address masked [39:24] mask [39:24]

Offset: 0xe8

Reset value: 0x00000000

Name: HT bus prefetch address window 1 enabled (internal access)

Bit field Bit field name Bit width reset value Visit description

94

## Page 107

#### Godson **3A1000** Processor User Manual Part 1

Bit field	Bit field name	Bit widt	h reset value	Visit description
31	ht_prefetch1_en	1	0x0	R/W HT bus can prefetch address window 1, enable signal
30:23 Res	served	15	0x0	Keep
15: 0	ht_prefetch1_ trans [39:24]	16	0x0	$R$ / $W$ HT bus can pre-fetch the address window 1, the translated address $$\left[39{:}24\right]$$

Offset: 0xec

Reset value: 0x00000000

Name: HT bus prefetchable address window 1 base address (internal access)

Bit field Bit field name Bit width reset value Visit description

31:16 ht\_prefetch1\_ 16 0x0 R/W HT bus can prefetch address window 1, address base address [39:24]

base [39:24]
15: 0 ht\_prefetch1\_ 16 0x0 R / W HT bus can prefetch address window 1, address masked [39:24]
mask [39:24]

## 9.5.13 UNCACHE address window configuration register

The address window hit formula in this controller is as follows:

hit = (BASE & MASK) == (ADDR & MASK)

 $addr\_out = TRANS\_EN? \ TRANS \ | \ ADDR \ \& \sim MASK: \ ADDR$ 

It is worth mentioning that when configuring the address window register, the high bit of MASK should be all 1s and the low bit should be all 0s. 0 in MASK

The actual number of bits indicates the size of the address window.

The address in this window is the address received on the HT bus. Read and write commands that fall into this window address will not be sent to the second level

CACHE does not invalidate the first-level CACHE, but is sent directly to memory or other address spaces.

This means that the read and write commands in this address window will not maintain the CACHE consistency of IO. The main pin of this window

For some operations that will not hit in CACHE and can improve the efficiency of questions, such as access to video memory.

Offset: 0xf0

Reset value: 0x000000000

Name: HT bus Uncache address window 0 enable (internal access)

Bit field bit field name Bit width reset value Visit description

1 0x0 R/WHT bus uncache address window 0, enable signal trans\_en

1 0x0 R/WHT bus uncache address window 1, mapping enable signal trans\_en

1 0x0 R/WHT bus uncache address window 1, mapping enable signal trans\_en

1 0x0 R/WHT bus uncache address window 0, the translated address trans [53:24]

#### Offset: 0xf4

#### Reset value: 0x000000000

Bit field Bit field name

Name: HT bus Uncache address window 0 base address (internal access)

Dit ficid	Dit field flame	Dit wid	tii ieset vaiue	visit description
31:16 ht_	uncache0_	16	0x0	R / W HT bus uncache address window 0, address base address
	base [39:24]			[39:24]
15: 0	ht_uncache0_	16	0x0	R / W HT bus uncache address window 0, address masked
	mask [39:24]			[39:24]

#### Offset: 0xf8

94

## Page 108

#### Godson 3A1000 Processor User Manual Part 1

#### Reset value: 0x000000000

#### Name: HT bus Uncache address window 1 is enabled (internal access)

Bit field	Bit field name	Bit wid	th reset value	Visit description
31	ht_uncache1_en	1	0x0	R/W HT bus uncache address window 1, enable signal
30	ht_uncache1_ trans_en	1	0x0	R / W HT bus uncache address window 1, mapping enable signal
29: 0	ht_uncache1_ trans [53:24]	16	0x0	$R$ / $W$ HT bus uncache address window 1, the translated address $[53{:}24], for \ LS3A1000D \ and \ below, [29{:}23]$ Fixed at 0

#### Offset: 0xfc

Reset value: 0x00000000

Name: HT bus Uncache address window 1 base address (internal access)

Bit field	Bit field name	Bit widt	h reset value	Visit description
31:16 ht_u	uncache1_ base [39:24]	16	0x0	R / W HT bus uncache address window 1, address base address [39:24]
15: 0	ht_uncache1_ mask [39:24]	16	0x0	R / W HT bus uncache address window 1, address masked [39:24]

## 9.5.14 **HyperTransport** bus configuration space access method

The protocol of the HyperTransport interface software layer is basically the same as the PCI protocol. Configuration access is directly related to the underlying protocol Off, the method of access may be slightly different. As shown in Table 9-5, the configuration access space is located at the address

 $0xFD\_FE00\_0000 \ to \ 0xFD\_FFFF\_FFFFh. \ For configuration \ access \ in \ the \ PCI \ protocol, \ in \ Loongson \ No. \ 3, \ such \ as \ The \ next \ realization.$ 

Type 0:

Type 1:

Figure 9-1 HT protocol configuration access in Loongson 3  $\,$ 

# 9.6 HyperTransport multiprocessor support

Loongson No. 3 processor uses HyperTransport interface for multi-processor interconnection, and can automatically maintain 4 hardware Consistency request between chips. The following provides two multiprocessor interconnection methods:

Four piece Loongson No. 3 interconnection structure

The four CPUs are connected in pairs to form a ring structure. Each CPU uses two 8-bit controllers of HT0 to connect with two adjacent chips, Among them, HTx\_LO is the master device, and HTx\_HI is the slave device, and the interconnection structure as shown below is obtained:

96

## Page 109

#### Godson 3A1000 Processor User Manual Part 1




Figure 9-2 Four-chip Loongson No. 3 interconnection structure

#### Loongson 3 interconnection routing

Loongson No. 3 interconnection routing adopts simple XY routing method. That is, when routing, X then Y, taking four chips as an example, ID The numbers are 00, 01, 10, and 11, respectively. If a request is made from 11 to 00, it is a route from 11 to 00, first go to X Direction, from 11 to 10, then Y direction, from 10 to 00. When the response to the request returns 11 from 00, the route First go in the X direction, from 00 to 01, then go in the Y direction, from 01 to 11. As you can see, these are two different routes line. Due to the characteristics of this algorithm, we will adopt different methods when constructing the interconnection of two chips.

#### Two piece Loongson No. 3 interconnection structure

Due to the nature of the fixed routing algorithm, we have two different methods when constructing the interconnection of two chips. The first is to adopt 8 Bit HT bus interconnection. In this interconnection method, only 8-bit HT interconnection can be used between the two processors. Two chip numbers Don't be 00 and 01. From the routing algorithm, we can know that when two chips access each other, they are interconnected with 8-bit HT bus. As follows:

Figure 9-3 Two-chip Loongson No. 3 8-bit interconnection structure

 $However, our \ widest \ HT \ bus \ can \ use \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ to \ maximize \ bandwidth \ should \ be \ 16-bit \ mode, so \ the \ connection \ method \ the \ connection \ mode, so \$ 

97

## Page 110

## Godson 3A1000 Processor User Manual Part 1

Bit interconnect structure. In Godson III, as long as the HT0 controller is set to 16-bit mode, all are sent to the HT0 controller Will be sent to HT0\_LO instead of HT0\_HI or HT0\_LO according to the routing table.

In this way, we can use the 16-bit bus when interconnecting. Therefore, we only need to convert the 16-bit modulo of CPU0 and CPU1

The 16-bit HT bus interconnection can be used if the configuration is correctly configured and the high and low busses are correctly connected. And this interconnection structure al The 8-bit HT bus protocol can be used for mutual access. The resulting interconnection structure is as follows:

IO 16-bit HT bus HT CPU0 HT0 16-bit HT bus HT0 CPU1

Figure 9-4 Two-chip Loongson No. 3 16-bit interconnection structure

98

#### **Page 111**

Godson **3A1000** Processor User Manual Part 1

# 10 Low-speed IO controller configuration

Loongson No. 3 I / O controller includes PCI / PCI-X controller, LPC controller, UART controller, SPI controller, GPIO and configuration registers. These I / O controllers share an AXI port, after the CPU's request is decoded by the address Send to the appropriate device.

## 10.1 PCI / PCI-X controller

The PCI / PCI-X controller of Loongson 3 can be used as the main bridge to control the entire system, or it can be used as an ordinary PCI / PCI-X devices work on the PCI / PCI-X bus. Its implementation conforms to PCI-X 1.0b and PCI 2.3 specifications. Dragon The PCI / PCI-X controller of Core 3 also has a built-in PCI / PCI-X arbiter.

 $The \ configuration \ header \ of \ the \ PCI-X \ controller \ is \ located \ at \ 256 \ bytes \ starting \ at \ 0x1FE00000, \ as \ shown \ in \ Table \ 13-1.$ 

Table 10-1 PCIX Controller Configuration Header

Byte 3	Byte 2	Byte 1	Byte 0	address
Devi	ice ID	Vendo	r ID	00
Sta	atus	Comma	and	04
	Class Code		Revision ID	08

		dodson shire	700 TIOCCSSOI USCI M	muai			
BIST	Header Type	Latency Timer	CacheLine Size	0C			
	Base Addre	ess Register 0		10			
	Base Addre	ess Register 1		14			
	Base Address Register 2						
	Base Address Register 3						
	Base Addre	ess Register 4		20			
	Base Addre	ess Register 5		twenty four			
				28			
Subsy	stem ID	Subsystem	n Vendor ID	2C			
				30			
			Capabilities Pointer	34			
				38			
Maximum Latency	Minimum Grant	Interrupt Pin	Interrupt Line	3C			
	Implementation Spec	eific Register (ISR40)		40			
	Implementation Spec	rific Register (ISR44)		44			
	Implementation Spec	rific Register (ISR48)		48			
	Implementation Spec	ific Register (ISR4C)		4C			
	Implementation Spec	rific Register (ISR50)		50			
	Implementation Spec	rific Register (ISR54)		54			
	Implementation Spec	rific Register (ISR58)		58			
	PCIX Com	mand Register		E0			
	PCIX Sta	atus Register		E4			

99

# Page 112

## Godson **3A1000** Processor User Manual Part 1

The PCIX controller of Loongson 3A1000 supports three 64-bit windows, composed of  $\{BAR1, BAR0\}$ ,  $\{BAR3, BAR2\}$ ,  $\{BAR5, BAR4\}$  The base address of three pairs of register configuration windows 0, 1, 2. The size, enable, and other details of the The three corresponding registers PCI\_Hit0\_Sel, PCI\_Hit1\_Sel, PCI\_Hit2\_Sel control, please refer to Table 2 for specific bit fields.

## Table 10-2 PCI Control Register

Bit field	Field name	access	Reset value	Explanation
REG_40				
		Read and	write	
31 tar_read_	io	(Write 1	0	Target end receives access to IO or non-prefetchable area
		clear)		
		Read and	write	
30 tar_read_	discard	(Write 1	0	The delay request on the target side is discarded
		clear)		
				When target access is given delay / split
29 tar_resp_	delay	Read and write		0: After timeout
				1: right away
				target access retry strategy
28 tar_delay_retry		Read and write		0: According to internal logic (see bit 29)
				1: Retry now
27 tar_read_	abort_en	Read and	wri <b>g</b> e	If the target times out for internal read requests, whether to let target-abort respond
26:25 Reserve	d	-	0	
24 tar_write_	_abort_en	Read and	wrije	If the target's internal write request times out, whether to respond with target-abort
23 tar_maste	r_abort	Read and	wrije	Whether to allow master-abort
				target subsequent delay timeout
22:20 tar_subs	eq_timeout	Read and	vooite	000: 8 cycles
				Other: Not supported
				target initial delay timeout
				In PCI mode
				0: 16 cycles

1-7: Disable counter

8-15: 8-15 cycle

In PCIX mode, the timeout count is fixed at 8 cycles.

delay visits

19:16 tar\_init\_timeout Read and write 0000: 8 delay access

8: 1 delay access 9: 2 delay visit

10: 3 delay visit 11: 4 delay visit

12: 5 delay visit 13: 6 delay visit

14: 7 delay visit

100

#### **Page 113**

#### Godson 3A1000 Processor User Manual Part 1

15: 8 delay visit Prefetchable boundary configuration (in units of 16 bytes) FFF: 64KB to 16byte Read and write 000h 15: 4 tar\_pref\_boundary FFE: 64KB to 32byte FF8: 64KB to 128byte Configuration using tar\_pref\_boundary 3 tar\_pref\_bound\_en Read and write 0: prefetch to device boundary 1: Use tar\_pref\_boundary 2 Reserved target split write control 1 tar\_splitw\_ctrl Read and write 0: Block access other than Posted Memory Write 1: Block all access until the split is completed Disable mater access timeout Read and write 0 mas\_lat\_timeout 0: Allow master access timeout 1: not allowed REG 44 31: 0 Reserved REG\_48 target unprocessed request number bit vector Read and write 31: 0 tar\_pending\_seq The corresponding bit can be cleared by writing 1 REG 4C 31:30 Reserved Allow subsequent reads to skip past unfinished writes Read and write 29 mas\_write\_defer (Only valid for PCI) Allow subsequent reads and writes to bypass previous unfinished reads 28 mas\_read\_defer Read and write (Only valid for PCI) Maximum number of IO requests out Read and write 27 mas\_io\_defer\_cnt 0: controlled by 1:1 The maximum number of master supports reading outside (only valid for PCI) 26:24 mas\_read\_defer\_cnt read and write 010 Note: A dual address cycle access accounts for two Read only 00h target / master error number 23:16 err\_seq\_id Command type of target / master error Read only 0 15 err\_type The wrong module Read only 0 14 err module 0: target 1: master 13 system\_error Read and write Target / master system error (write 1 clear) Read and write 12 data\_parity\_error Target / master data parity error (write 1 clear)

Target / master address parity error (write 1 clear)

Read and write

11 ctrl\_parity\_error

## Page 114

## Godson **3A1000** Processor User Manual Part 1

10: 0 Reserved		
REG_50		
	B 1 1 2	Vector of unprocessed request number of master
31: 0 mas_pending_seq	Read and write	The corresponding bit can be cleared by writing 1
REG_54		
31: 0 mas_split_err	Read and write	split returns the wrong request number vector
REG_58		
31:30 Reserved		
20.20 / 17/ 17/	Read and write	target split returns priority
29:28 tar_split_priority	Read and write	0 highest, 3 lowest
27.26	Read and write	master external priority
27:26 mas_req_priority	Read and write	0 highest, 3 lowest
		Arbitration algorithm (arbitration between master's access and target's split return)
25 Priority_en	Read and write	0: fixed priority
		1: rotation
24:18 Reserved		
17 mas_retry_aborted	Read and wrige	master retry cancellation (write 1 to clear)
16 mas_trdy_timeout	Read and write	master TRDY timeout count
		master retries
15: 8 mas_retry_value	Read and vonte	0: unlimited retry
		1-255: 1-255 times
		master TRDY timeout counter
7: 0 mas_trdy_count	Read and vonite	0: disabled
		1-255: 1-255 beat

The configuration operation address generation is shown in Figure 10-1.

Before initiating reading and writing in the configuration space, the application should first configure the PCIMap\_Cfg register and tell the

The type of configuration operation and the value on the upper 16-bit address line. Then read the 2K space starting at 0x1fe80000

Write to access the configuration header of the corresponding device. The device number is obtained by coding according to PCIMap\_Cfg [15: 0] from low to high priority.

102

## Page 115

The PCI / PCIX arbiter implements two-level round robin arbitration, bus docking, and isolation of damaged master devices. Its configuration and status See PXArb Config and PXArb Status registers. The assignment of PCI / PCIX bus request and response lines is shown in Table 13-3.

#### Table 10-3 PCI / PCIX bus request and response line assignment

Request and answer line description

Internal integrated PCI / PCIX controller

External request 6 ~ 0

The rotation-based arbitration algorithm provides two levels, and the second level as a whole is scheduled as a member of the first level. Dangduo When a device applies for the bus at the same time, the first level device is rotated once, and the highest priority device in the second level can get line.

The arbiter is designed to be switched at any time as long as conditions permit. For some PCI devices that do not conform to the protocol, Doing so may make it abnormal. Using mandatory priority allows these devices to occupy the bus through continuous requests.

Bus docking refers to whether or not to select one to give an enable signal when no device requests to use the bus. For already

As far as allowed devices are concerned, directly initiating bus operations can improve efficiency. Loongson 2F's PCI arbiter provides two kinds of stop

By mode: the last master device and the default master device. If you cannot dock in special occasions, you can set the arbiter

To dock to the default No. 0 master device (internal controller), and rely on delay 0.

#### 10.2 LPC controller

The LPC controller has the following characteristics:

- Conform to LPC1.1 specification
- Support LPC access timeout counter
- Supports Memory Read and Memory write access types
- Support Firmware Memory Read, Firmware Memory Write access type (single byte)
- Supports I / O read and I / O write access types
- Support memory access type address conversion
- Support Serizlized IRQ specification, provide 17 interrupt sources

The address space distribution of LPC controller is shown in Table 4:

#### Table 10-4 LPC Controller Address Space Distribution

LPC Boot	0X1FC0_0000-0X1FD0_0000	1MByte
Address name	Address range	SIZC

103

## Page 116

#### Godson 3A1000 Processor User Manual Part 1

LPC Memory	0X1C00_0000-0X1E00_0000	32MByte
LPC I / O	0X1FF0_0000-0X1FF1_0000	64KByte
LPC Register	0X1FE0_0200-0X1FE0_0300	256Byte

The LPC Boot address space is the address space that the processor first accesses when the system starts. This address space supports LPC

Memory or Firmware Memory access type. What type of access is issued by the system at startup

LPC\_ROM\_INTEL pin control. LPC Firmware Memory is issued when the LPC\_ROM\_INTEL pin is pulled up

 $Access, LPC\ Memory\ access\ type\ is\ issued\ when\ the\ LPC\_ROM\_INTEL\ pin\ is\ pulled\ down.$ 

The LPC Memory address space is the address space accessed by the system with Memory / Firmware Memory. LPC control

The type of memory access issued by the controller is determined by the configuration register LPC\_MEM\_IS\_FWH of the LPC controller.

The address sent by the processor to this address space can perform address translation. The converted address is sent by the configuration of the LPC controller Register LPC MEM TRANS.

The processor's access to the LPC I / O address space is sent to the LPC bus according to the LPC I / O access type. Address is address The space is 16 bits lower.

There are three 32-bit registers in the LPC controller configuration register. The meaning of the configuration register is shown in Table 13-5:

#### Table 10-5 Meaning of LPC Configuration Register

Bit field	Field name	Access reset value of	description
	F	REG0	
REG0 [31:31]	SIRQ_EN	Read-write 0	SIRQ enable control
REG0 [23:16]	LPC_MEM_TRANS	Read-write 0	LPC Memory Space Address Translation Control
REG0 [15: 0]	LPC_SYNC_TIMEOUT	Read-write 0	LPC access timeout counter
	F	REG1	
REG1 [31:31]	LPC_MEM_IS_FWH	Read-write 0	LPC Memory Space Firmware
			Memory access type settings
REG1 [17: 0]	LPC_INT_EN	Read-write 0	LPC SIRQ interrupt enable
	F	REG2	
REG2 [17: 0]	LPC_INT_SRC	Read-write 0	LPC SIRQ interrupt source indication
	F	REG3	
REG3 [17: 0]	LPC_INT_CLEAR	write 0	LPC SIRQ interrupt clear

104

## **Page 117**

Godson  ${\bf 3A1000}$  Processor User Manual Part 1

# 10.3 UART controller

The UART controller has the following features

- $\bullet$  Full duplex asynchronous data receiving / sending
- Programmable data format
- 16-bit programmable clock counter
- Support receiving timeout detection
- Multi-interrupt system with arbitration
- Only work in FIFO mode
- Compatible with NS16550A in register and function

This module has two parallel working UART interfaces, the function registers are exactly the same, but the access base address is different.

The base address of the physical address of the UART0 register is 0x1FE001E0.

The base address of the physical address of the UART1 register is 0x1FE001E8.

# 10.3.1 Data Register ( DAT )

Chinese name: Data Transfer Register

Register bit width: [7: 0]

Offset: 0x00 Reset value: 0x00

Bit field Bit field name Bit width access description

7: 0 Tx FIFO 8 W Data transfer register

# 10.3.2 Interrupt enable register ( IER )

Chinese name: Interrupt enable register

Register bit width: [7: 0]

Offset: 0x01 Reset value: 0x00

Bit field	Bit field name	Bit width	access	description
7: 4	Reserved	4	RW	Keep
3	IME	1	RW	Modem status interrupt enable '0' – close '1' – open
2	ILE	1	RW	Receiver line status interrupt enable '0' – close '1' – open
1	ITxE	1	RW	The transfer save register is empty and interrupt enable '0'-turn off '1'-hit
				open
0	IRxE	1	RW	Receive valid data interrupt enable '0' – close '1' – open

# 10.3.3 Interrupt Identification Register ( IIR )

Chinese name: Interrupt source register

105

# Page 118

#### Godson 3A1000 Processor User Manual Part 1

Register bit width: [7: 0]

Offset: 0x02

Reset value: 0xc1

Bit field	Bit field	l name	Bit width	access	description			
7: 4	Reserve	i	4	R	Keep			
3: 1	II		3	R	Interrupt source display bit, see the ta	ble below for details		
0	INTp		1	R	Interrupt indication bit			
				Interrupt c	ontrol function table			
Bit 3	Bit 2 Bit	1 Priority		Type of inte	rupt Interrupt source	Interrupt reset control		
0	1	1	1st	Receiving lin	Parity, overflow, or frame error, orRead LSR			
				state	Interrupt			
0	1	0	2nd	Received vali	d The number of characters in the	FIEOweaumber of characters in FIFO		
				data	trigger level	Value for trigger		
1	1	0	2nd	Receive time	There is at least one character in the the take the control of the take the			
					But not in 4 character time	in 4 character time		
					Any operation, including read an	d write operations		
					Make			
0	0	1	3rd	Transmit, save, sentlaransfer save register is emp		Write data to THR or		
				The memory	s empty	Multi IIR		
0	0	0	4th	Modem status CTS, DSR, RI or DCD.		Read MSR		

# 10.3.4 FIFO control register ( FCR )

Chinese name: FIFO control register

Register bit width: [7: 0]

Offset: 0x02

Reset value: 0xc0

Bit field Bit field name Bit width access description

7: 6 TL 2 W Trigger value '00' of the interrupt request from the receiving FIFO 
1 byte '01' - 4 bytes

'10' – 8 bytes '11' – 14 bytes

106

# Page 119

## Godson **3A1000** Processor User Manual Part 1

5: 3	Reserved	3	W	Keep
2	Txset	1	W	'1' Clear the content of transmit FIFO, reset its logic
1	Rxset	1	W	'1' Clear the content of the receive FIFO, reset its logic
0	Reserved	1	W	Keep

# 10.3.5 Line Control Register ( LCR )

Chinese name: Line Control Register

Register bit width: [7: 0]

Offset: 0x03

R	eset value:	0x03			
В	it field	Bit field name	Bit width	access	description
7		dlab	1	RW	Divider latch access bit
					'1'-access to the operation divider latch
					'0'-access to normal operation register
6		bcb	1	RW	Interrupt control bit
					'1'-At this time the output of the serial port is set to 0 (interrupted state).
					'0'-normal operation
5		spb	1	RW	Specify parity
					'0' – no parity bit specified
					'1' - transmission and check parity if LCR [4] bit is 1
					The bit is 0. If the LCR [4] bit is 0, transmit and check the parity
					The checkpoint is 1.
4		eps	1	RW	Parity bit selection
					'0' – There are an odd number of 1s in each character (including data and odd
					Even parity bit)
					'1' - there are an even number of 1s in each character
3		pe	1	RW	Parity bit enable
					'0' – no parity bit
					'1'-generate parity bit on output, judge odd on input
					Even parity
2		sb	1	RW	Define the number of generated stop bits

107

Page 120

Godson **3A1000** Processor User Manual Part 1

'0' - 1 stop bit

 $^{\prime}1^{\prime}-1.5$  stop bits when 5 characters long, others

The length is 2 stop bits

1: 0 bec 2 RW Set the number of digits for each character

'00' - 5 digits '01' - 6 digits

'10' – 7 digits '11' – 8 digits

# 10.3.6 **MODEM** control register ( **MCR** )

Chinese name: Modem control register

Register bit width: [7: 0]

Offset: 0x04

Reset value: 0x00

Bit field	Bit field name	Bit width	access	description
7: 5	Reserved	3	W	Keep
4	Loop	1	W	Loopback mode control bit
				'0'-normal operation
				'1' - Loopback mode. In loopback mode, TXD outputs a
				Straight to 1, the output shift register is directly connected to the input shift register
				器 中. The other connections are as follows.
				$DTR \to DSR$
				$RTS \to CTS$
				$Outl \rightarrow RI$
				$Out2 \rightarrow DCD$
3	OUT2	1	W	Connect to DCD input in loopback mode
2	OUT1	1	W	Connect to RI input in loopback mode
1	RTSC	1	W	RTS signal control bit
0	DTRC	1	W	DTR signal control bit

# 10.3.7 Line Status Register ( LSR )

Chinese name: Line Status Register

Register bit width: [7: 0]

Offset: 0x05 Reset value: 0x00

108

# Page 121

Bit field	Bit field name	Bit width	access	description
7	ERROR	1	R	Error indication bit
				'1'-at least parity error, framing error or interruption
				The broken one.
				'0' – no errors
6	TE	1	R	Transmission is empty
				'1' – Both the transmission FIFO and the transmission shift register are empty. give
				Clear when the transmit FIFO writes data
				'0' – with data
5	TFE	1	R	Transmit FIFO bit empty representation bit

'1' - The current transmit FIFO is empty, write data to the transmit FIFO

'0' - with data

Interrupt interruption bit

Frame error indication bit

'1'-Start bit + data + parity bit + stop bit received
Is 0, that is interrupted
'0'-no interruption

'1' - received data has no stop bit

'0' - no errors

Parity bit error indicates bit

'1'-The current received data has a parity error

'0' - no parity error

Data overflow indication bit OE R

'1'-There is data overflow

'0' - no overflow

DR R Receive data valid representation bit

'0' - No data in FIFO

'1' - There is data in the FIFO

109

#### Page 122

#### Godson 3A1000 Processor User Manual Part 1

When reading this register, LSR [4: 1] and LSR [7] are cleared, and LSR [6: 5] when writing data to the transmit FIFO Cleared, LSR [0] judges the receive FIFO.

## 10.3.8 **MODEM** status register ( **MSR** )

Chinese name: Modem Status Register

Register bit width: [7: 0]

Offset: 0x06 Reset value: 0x00

Bit field	Bit field name	Bit width	access	description
7	CDCD	1	R	Inverse of DCD input value, or connect to Out2 in loopback mode
6	CRI	1	R	Inverse of RI input value, or connect to OUT1 in loopback mode
5	CDSR	1	R	Inverse of DSR input value, or connect to DTR in loopback mode
4	CCTS	1	R	Inverse of CTS input value, or connect to RTS in loopback mode
3	DDCD	1	R	DDCD indicator
2	TERI	1	R	RI edge detection. RI state changes from low to high
1	DDSR	1	R	DDSR indicator
0	DCTS	1	R	DCTS indicator

# 10.3.9 Frequency divider latch

Chinese name: Frequency Division Latch 1

Register bit width: [7: 0]

Offset: 0x00

Reset value: 0x00

Bit field Bit field name Bit width access description

Store the lower 8 bits of the divider latch 7: 0 LSB

Register bit width: [7: 0]

Chinese name: Frequency Division Latch 2

Offset: 0x01 Reset value: 0x00

Bit field Bit field name Bit width access description

Stores the upper 8 bits of the divider latch MSB 7:0 RW

# 10.4 SPI controller

The SPI controller has the following features:

110

#### Page 123

#### Godson 3A1000 Processor User Manual Part 1

- Full duplex synchronous serial data transmission
- Supports up to 4 variable-length byte transmission
- Main mode support
- Mode failure generates an error flag and issues an interrupt request
- Double buffer receiver
- Serial clock with programmable polarity and phase
- Can control SPI in wait mode

The base address of the physical address of the SPI controller module register is 0x1FE001F0.

# 10.4.1 Control Register ( SPCR )

Chinese name: Control Register

Register bit width: [7: 0]

Offset: 0x00

Reset value: 0x10

Bit field	Bit field name	Bit width	access	description
7	Spie	1	RW	Interrupt output enable signal is high and effective
6	spe	1	RW	System work enable signal is highly effective
5	Reserved	1	RW	Keep
4	mstr	1	RW	master mode selection bit, this bit keeps 1
3	cpol	1	RW	Clock polarity bit
2	cpha	1	RW	Clock phase bit 1 is the opposite phase, and 0 is the same
1: 0	spr	2	RW	sclk_o crossover setting, need to be used with sper spre

# 10.4.2 Status Register (SPSR)

Chinese name: Status Register

Register bit width: [7: 0]

Offset: 0x01

Reset value: 0x05

Bit field	Bit field name	Bit width	access	description
7	spif	1	RW	Interrupt flag bit 1 indicates that there is an interrupt request, write 1 to clear
6	wcol	1	RW	Write register overflow flag bit is 1 indicates that it has overflowed, write 1 to

Clear

111

# Page 124

#### Godson **3A1000** Processor User Manual Part 1

5: 4	Reserved	2	RW	Keep
3	wffull	1	RW	Write register full flag 1 means full
2	wfempty	1	RW	Write register empty flag 1 means empty
1	rffull	1	RW	Read register full flag 1 means full
0	rfempty	1	RW	Read register empty flag 1 means empty

# 10.4.3 Data Register ( TxFIFO )

Chinese name: Data Transfer Register

Register bit width: [7: 0]

Offset: 0x02

Reset value: 0x00

7: 0	Tx FIFO	8	W	Data transfer register
Bit field	Bit field name	Bit width	access	description

# 10.4.4 External register ( SPER )

Chinese name: external register

Register bit width: [7: 0]

Offset: 0x03

Reset value: 0x00

Bit field	Bit field name	Bit width	access	description	
7: 6	ient	2	RW	Send an interrupt request signal after how many bytes are transferred	
				00 – 1 byte 01-2 bytes	
				10-3 bytes 11-3 bytes	
5: 2	Reserved	4	RW	Keep	
1: 0	spre	2	RW	Set the frequency division ratio with Spr	
Frequency division factor:					
spre	00 00 00 00	01 01	01 (	01 10 10 10 10	

00 01 10 11 00 01 10 11 00 01 10

Frequency division factor 522 8 64 128 256 512 1024 2048 4096

112

# 10.5 IO controller configuration

The configuration register is mainly used to configure the address window, arbiter and GPIO controller of the PCI / PIC-X controller.

Table 10-6 lists these registers, and Table 10-7 gives a detailed description of the registers. The base address of this part of the register is 0x1FE00100.

#### Table 10-6 IO Control Register

address	register	Explanation
00	PonCfg	Power-on configuration
04	GenCfg	General configuration
08	Keep	
0C	Keep	
10	PCIMap	PCI mapping
14	PCIX_Bridge_Cfg	PCI / X bridge related configuration
18	PCIMap_Cfg	PCI configuration read and write device address
1C	GPIO_Data	GPIO data
20	GPIO_EN	GPIO direction
twenty four	Keep	
28	Keep	
2C	Keep	
30	Keep	
34	Keep	
38	Keep	
3C	Keep	
40	Mem_Win_Base_L	Prefetch the lower 32 bits of the base address of the window
44	Mem_Win_Base_H	Pre-fetch window base 32 higher bits
48	Mem_Win_Mask_L	Prefetchable window mask lower 32 bits
4C	Mem_Win_Mask_H	Pre-fetch window mask high 32 bits
50	PCI_Hit0_Sel_L	PCI window 0 controls the lower 32 bits
54	PCI_Hit0_Sel_H	PCI window 0 controls the upper 32 bits

113

# Page 126

58	PCI_Hit1_Sel_L	PCI Window 1 controls the lower 32 bits
5C	PCI_Hit1_Sel_H	PCI Window 1 controls the upper 32 bits
60	PCI_Hit2_Sel_L	PCI Window 2 controls the lower 32 bits
64	PCI_Hit2_Sel_H	PCI Window 2 controls the upper 32 bits
68	PXArb_Config	PCIX arbiter configuration
6C	PXArb_Status	PCIX arbiter status
70		
74		
78		
7C		

80 Chip Config Chip configuration register

84

88

8C

90 Chip Sample Chip sampling register

## Table 10-7 Register detailed description

Bit field Field name Reset value Explanation CR00: PonCfg In PCIX Agent mode, the total CPU usage Read-only lio\_ad [7: 0] 15: 0 pcix\_bus\_dev Line, equipment number Read-only lio\_ad [15: 8] 15: 8 Keep Read-only pci\_configi 23:16 pon\_pci\_configi PCI\_Configi pin value 31:24 Reserved Read only CR04: reserved Read only 0 31: 0 Keep CR08: reserved 31: 0 Keep Read only 0 CR10: PCIMap Read-write 0 5: 0 trans\_lo0 PCI\_Mem\_Lo0 window map address high 6 bits Read-write 0 11: 6 trans\_lo1 PCI\_Mem\_Lo1 window map address high 6 bits 17:12 trans\_lo2 Read-write 0 PCI\_Mem\_Lo2 window map address high 6 bits Read only 0 31:18 Reserved

# Page 127

CR14: PCIX\_Bridge\_Cfg

114

5: 0	pcix_rgate	Read and write 6'h18	Threshold for sending data to DDR2 in PCIX mode
6	pcix_ro_en	Read-write 0	Does the PCIX bridge allow write over read
31:18 Re	served	Read only 0	
CR18: P	CIMap_Cfg		
15: 0 de	v_addr	Read-write 0	The upper 16 bits of the AD line in PCI configuration
16	conf_type	Read-write 0	Configure the type of read and write
31:17 Re	served	Read only 0	
CR1C: C	GPIO_Data		
15: 0 gp	io_out	Read-write 0	GPIO output data
31:16 gp	io_in	Read-write 0	GPIO input data
CR20: C	GPIO_EN		
15: 0 gp	io_en	Read and write 16'hFFFF	High is input, low output
31:16 Re	served	Read only 0	
CR3C: r	eserved		
31: 0	Keep	Read only 0	Keep
CR24, 2	C, 30, 34, 38: reserved		
See table 1	1-3		
CR50,54	4 / 58,5C / 60,64: PCI_Hit * _Sel_ *		
0	Keep	Read only 0	
2: 1	pci_img_size	Read and write 2'b11	00: 32 bits; 10: 64 bits; others: invalid
3	pref_en	Read-write 0	Prefetch enable
11: 4	Keep	Read only 0	
62:12 bar	r_mask	Read-write 0	Window size mask (high order 1, low order 0)
63	burst_cap	Read and write 1	Whether to allow burst transfer

		dodaon	5/11000 110ccssor esci mandar		
CR68: PXArb_Config					
0	device_en	Read and write 1	Permitted by external equipment		
1	disable_broken	Read-write 0	Disable damaged master device		
			The bus is docked to the default master		
2	default_mas_en	Read and write 1	0: dock to the last master device		
			1: dock to the default master device		
5: 3	default_master	Read-write 0	Bus docking default master device number		
			Starting from no device requesting the bus to triggering the docking default		
			Delay in device behavior		
7: 6		Read and write 2'b11	00: 0 cycles		
/: 6	park_delay	Read and write 2 011	01: 8 cycles		
			10: 32 cycles		
			11: 128 cycles		
15: 8 level		Read and write 8'h01	Equipment in the first level		
23:16 rude_dev		Read-write 0	Mandatory priority device		
115					

# Page 128

			The PCI device corresponding to the 1 bit can be obtained after the bus
			To occupy the bus with continuous requests
31:13 Re	osarvad	Read only 0	
	PXArb Status	, , , , , , , , , , , , , , , , , , ,	
7: 0	broken_master	Read only 0	Damaged master device (cleared when changing the disable policy)
	ast master	Read only 0	Last master device using the bus
31:11	Keep	Read only 0	
	•	read only o	
CR80: C	Chip config	D 1 1 2 20144	
2: 0	Freq_scale_ctrl	Read and write 3'b111	Processor core frequency division
3	DDR_Clksel_en	Read and write 1'b0	Whether to use software to configure DDR frequency multiplication
8	Disable_ddr2_confspace	Read and write 1'b0	Whether to disable the DDR configuration space
9	DDR_buffer_cpu	Read and write 1'b0	Whether to open DDR read access buffer
12	Core0_en	Read and write 1'b1	Whether to enable processor core 0
13	Core1_en	Read and write 1'b1	Whether to enable processor core 1
14	Core2_en	Read and write 1'b1	Whether to enable processor core 2
15	Core3_en	Read and write 1'b1	Whether to enable processor core 3
16	Mc0_en	Read and write 1'b1	Whether to enable DDR controller 0
17	Mc1_en	Read and write 1'b1	Whether to enable DDR controller 1
18	DDR_reset0	Read and write 1'b1	Software reset DDR controller 0
19	DDR_reset1	Read and write 1'b1	Software reset DDR controller 1
twenty	twldT0_en	Read and write 1'b1	Whether to enable the HT controller 0
		Read and write	Whether to enable the HT controller 1
twenty three1_en		1'b1	1: open
			0: disabled
20-24 D	DD Clleral	Read and write	Software configuration DDR clock multiplier relationship (when
28:24 DI	DR_Clksel	5'b11111	(Valid when DDR_Clksel_en is 1)
31:29 H	Γ_freq_scale_ctrl0	Read and write 3'b111	HT controller divide by 0
34:32 H	Γ_freq_scale_ctrl0	Read and write 3'b111	HT controller divided by 1
25	Mc0_prefetch_disable	Read and write 1'b0	Whether to disable the MC0 prefetch function (for different program lines
35			Because it will have different performance impact)
26	Mc1_prefetch_disable	Read and write 1'b0	Whether to disable the MC1 prefetch function (for different program lines
36			Because it will have different performance impact)
other		Read only	Keep
CR90: 0	Chip Sample		
15: 0 Pa	nd2v5_ctrl	Read and write 16'h780	2v5pad control
31:16 Pad3v3_ctrl		Read and write 16'h780	3v3pad control
47:32 Sys_clksel		Read only	Onboard frequency setting
51:48 Ba	ad_ip_core	Read only	4 processor cores are bad

53:52 Bad\_ip\_ddr Read only Whether 2 DDR controllers are bad 57:56 Bad\_ip\_ht Read only Whether 2 HT controllers are bad

Read only Temperature sensor 0 temperature, used to monitor the secondary cache attached 102: 96 Thsens0\_out

Near temperature, accuracy is +/- 6 degrees Celsius

116

Page 129

#### Godson 3A1000 Processor User Manual Part 1

103 Thsens0\_overflow Read only Temperature sensor 0 temperature overflow (over 128 degrees)

Read only Temperature sensor 1 temperature, used to monitor the processor core attached

110: 104 Thsens1\_out Near temperature, accuracy is +/- 6 degrees Celsius

111 Thsens1\_overflow Read only Temperature sensor 1 temperature overflow (over 128 degrees)

other Read only Keep

# the second part

System Software Programming Guide

Page 131

Godson **3A1000** Processor User Manual Part 2

- 11 Interrupt configuration and use
- 11.1 Interrupted process

The process of Loongson 3A1000 handling interrupts, from the external interrupt request to the kernel's handling of interrupts, the process is the same of. The following figure shows the flow chart of the interrupt processing of 3A-690e board.

Figure 11-1 3A-690e interrupt flow chart

# 11.2 Interrupt routing and interrupt enable

Loongson 3A1000 chip supports up to 32 interrupt sources, managed in a unified manner, as shown in the following figure, any one

An IO interrupt source can be configured to enable, trigger, and route the interrupt pin of the target processor core.

119

# Page 132

HT-1 INT7	31			
			IP0	
HT-1 INTO	twenty four		IP1	COREA
	twenty three		IP2	CORE 0
HT-0 INT7	twenty tinee		IP3	
HT-0 INT0	16		TD 0	
PCI perr & serr	15		IP0	
Reserve	14		IP1	CORE 1
Barrier INT	13	can	IP2	
DDR2-1 INT	12	Match	IP3	
DDR2-0 INT	11	Set .		
LPC INT		in Break		
	10	road	IP0	
MT-1 INT	9	by		
MT-0 INT	8		IP1	CORE 2
PCI INTn3	7		IP2	
PCI INTn2	6		IP3	
PCI INTn1	5			
PCI INTn0	4			
INTn3	3		IP0	
INTn2	2		IP1	CORE 3
INTn1	1		IP2	
INTn0	0		IP3	
111110				

Figure 11-2 Schematic diagram of Loongson 3A1000 processor interrupt routing

## 11.2.1 Interrupt routing

Four processor cores are integrated in Loongson 3A1000. The above 32-bit interrupt sources can be selected through software configuration.

The target processor core is expected to be interrupted. Further, the interrupt source can be optionally routed to the processor core interrupt INT0 to INT3

Any one, namely IP2 to IP5 corresponding to CP0\_Status. In other words, the CORE0  $\sim$  CORE3 shown above

 $IP0 \sim IP3$  correspond to  $CP2\_IP5$  of  $CP0\_Status$ . Each of the  $32\,I/O$  interrupt sources corresponds to an 8-bit

Routing controller, its format and address are shown in Table 1 and Table 2 below. The routing register is routed in a vector way

Select, such as 0x48 to route to INT2 of processor 3.

Table 11-1 Description of Interrupt Routing Register

Bit field Explanation

3: 0 Routed processor core vector number

120

#### Page 133

#### Godson 3A1000 Processor User Manual Part 2

#### 7: 4 Routed processor core interrupt pin vector number

Table 11-2 Interrupt Routing Register Address

name Address offse	t description	name	Address offse	t description
Entry0 0x1400	Sys_int0	Entry16 0x1	410	HT0-int0
Entry1 0x1401	Sys_int1	Entry17 0x1	411	HT0-int1
Entry2 0x1402	Sys_int2	Entry18 0x1	412	HT0-int2
Entry3 0x1403	Sys_int3	Entry19 0x1	413	HT0-int3
Entry4 0x1404	Pci_int0	Entry20 0x1	414	HT0-int4
Entry5 0x1405	Pci_int1	Entry21 0x1	415	HT0-int5
Entry6 0x1406	Pci_int2	Entry22 0x1	416	HT0-int6
Entry7 0x1407	Pci_int3	Entry23 0x1	417	HT0-int7
Entry8 0x1408	Matrix int0	Entry24 0x1	418	HT1-int0
Entry9 0x1409	Matrix int1	Entry25 0x1	419	HT1-int1
Entry10 0x140a	Lpc int	Entry26 0x1	41a	HT1-int2
Entry11 0x140b	Mc0	Entry27 0x1	41b	HT1-int3
Entry12 0x140c	Mc1	Entry28 0x1	41c	HT1-int4
Entry13 0x140d	Barrier	Entry29 0x1	41d	HT1-int5
Entry14 0x140e	Keep	Entry30 0x1	41e	HT1-int6
Entry15 0x140f	Pci_perr / serr Ent	try31 0x141f		HT1-int7

For ease of understanding, the following will give the configuration of the 3A-690e and 3A-KD60 cards on the interrupt routing:

#### a) 3A-690e

The hardware connection is "CPU serial port + HT1 connected to North and South Bridge". The routing is set to:

/ \* Route the LPC interrupt to Core0 INT0, corresponding to IP2 of Cp0\_Status \* /

\* (volatile unsigned char \*) 0x900000003ff0140a = 0x11;

/\* Route the HT1 interrupt to Core0 INT1, corresponding to IP3 of Cp0\_Status \* /

\* (volatile unsigned char \*) 0x900000003ff01418 = 0x21;

- \* (volatile unsigned char \*) 0x90000003ff01419 = 0x21;
- \* (volatile unsigned char \*) 0x90000003ff0141a = 0x21;
- \* (volatile unsigned char \*) 0x90000003ff0141b = 0x21;
- \* (volatile unsigned char \*) 0x90000003ff0141c = 0x21;
- \* (volatile unsigned char \*) 0x90000003ff0141d = 0x21;

121

## Page 134

#### Godson 3A1000 Processor User Manual Part 2

```
* (volatile unsigned char *) 0x90000003ff0141e = 0x21;
```

\* (volatile unsigned char \*) 0x90000003ff0141f = 0x21;

#### b) 3A-KD60

The hardware connection is 8259 of "CPU serial port + CPU PCI + CPU", and the routing setting is:

- /\* Route the LPC interrupt to Core0 INT0, corresponding to IP2 of Cp0\_Status \*/
- \* (volatile unsigned char \*) 0x90000003ff0140a = 0x11;
- /\* Route the I8259 interrupt to Core0 INT1, corresponding to IP3 of Cp0\_Status \*/
- \* (volatile unsigned char \*) (0x90000003ff01400) = 0x21;
- /\* Route PCI interrupt to Core0 INT3, corresponding to IP5 of Cp0 Status \*/
- \* (volatile unsigned char \*) (0x900000003ff01404) = 0x81;

# 11.2.2 Interrupt enable

Interrupt related configuration registers are used to control the corresponding interrupt lines in the form of bits.

See Table 11-3 for configuration \_The interrupt enable (Enable) configuration has three registers: Intenset, Intenset, Intenset

Set the interrupt enable, and the interrupt corresponding to the write 1 bit in the Intenset register is enabled. Intenclr clear interrupt enable, Intenclr

The interrupt corresponding to the register write 1 is cleared. The Inten register reads the current status of each interrupt enable. Pulsed

 $The interrupt signal (such as PCI\_SERR) is selected by the Intedge configuration register, write 1 means pulse trigger, write 0 means are proportional trigger. \\$ 

 $Level\ trigger.\ The\ interrupt\ handler\ can\ clear\ the\ pulse\ record\ through\ the\ corresponding\ bit\ of\ Intenclr.$ 

Table 11-3 Interrupt control bit connection and attribute configuration

name	Address offset	description
Intisr	0x1420	32-bit interrupt status register
Inten	0x1424	32-bit interrupt enable status register
Intenset	0x1428	32-bit setting enable register
Intenclr	0x142c	32-bit clear enable register
Intedge	0x1438	32-bit trigger mode register
CORE0_INTISR	0x1440	32-bit interrupt status routed to CORE0
CORE1_INTISR	0x1448	32-bit interrupt status routed to CORE1
CORE2_INTISR	0x1450	32-bit interrupt status routed to CORE2
CORE3_INTISR	0x1458	32-bit interrupt status routed to CORE3

Not only need to enable the IO controller, specifically to the connected IO, if it has its own interrupt controller, it also needs to

122

#### Godson 3A1000 Processor User Manual Part 2

Independent enable, such as LPC interrupt controller, HT interrupt controller, specific register configuration can check the register manual. below

Lists some interrupt controllers that may need to be enabled:

- /\* Enable the IO interrupt controller, LPC (10) and HT ( $16 \sim 31$ ) \*/
- t = \* (volatile unsigned int \*) 0x900000003ff01428;
- \* (volatile unsigned int \*)  $0x900000003ff01428 = t \mid (0xffff << 16) \mid (0x1 << 10);$
- / \* Enable LPC interrupt controller \* /
- \* (volatile unsigned int \*) (0xffffffffbfe00200 + 0x00) = 0x800000000;
- / \* the 18-bit interrpt enable bit \* /
- \* (volatile unsigned int \*) (0xfffffffbfe00200 + 0x04) = 0x0;
- / \* Enable HT interrupt, only used 7 interrupt vectors \* /
- \* (volatile unsigned int \*) 0x90000EFDFB0000A0 = 0xfffffffff;

### 11.3 Interrupt distribution

When an interrupt occurs, the hardware sets the Excode field of the cause register and related IP bits. Then enter the software department

Process, the software determines which type of exception by querying the Excode field and chooses which exception handling example to use

Cheng. If it is the hardware interrupt we want to discuss, it will enter the platform-related interrupt dispatch function. Interrupt distribution function and then root

According to the IP bit and IM bit (interrupt mask) of the cause register, the first level interrupt is distributed, and then according to the interrupt number.

Bit field to perform secondary distribution, and then execute the specific do\_IRQ interrupt operation processing.

During the startup phase of the kernel, each exception vector is mapped to each exception handling routine. There are 32 anomalies,

Here we only discuss the exception 0, which is a hardware interrupt. In the trap\_init () function, the abnormal general entry address is set

Set to 0x80000180, this address holds a function pointer as expect\_vec3\_generic, see the kernel

arch / mips / kernel / genex.S. The expect\_vec3\_generic () function will enter the phase according to the obtained Excode code

The corresponding routine function. The exception code 0 in trap\_init () is that the hardware interrupt is related to the handle\_int routine, handle\_int

See kernel arch / mips / kernel / genex.S. hanle\_int finally jumps to the platform-related plat\_irq\_diapatch ()

Break the distribution function to perform the first-level distribution of interrupts.

Taking 3A-690e as an example, IPO and IP1 of the Cause register correspond to soft interrupts, and IP6 corresponds to the core

Off, IP7 corresponds to the clock interrupt, IP2 corresponds to the CPU serial port and LPC interrupt, IP3 corresponds to the route to

 $HT1\ interrupt.\ HT1\ connects\ to\ North\ Bridge\ 690E,\ North\ Bridge\ then\ connects\ to\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ and\ South\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ and\ South\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ and\ South\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ and\ South\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ and\ South\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ SB600,\ the\ interruption\ of\ North\ Bridge\ is\ all\ from\ 8259\ on\ South\ Bridge\ in\ South\ Bridge\ in\ South\ Brid$ 

Control, the interruption of various peripherals such as USB, sata, etc. is routed to the 8259 controller. See arch / mips / kernel / fixup\_ev3a.c

123

# Page 136

#### Godson **3A1000** Processor User Manual Part 2

 $The\ godson 3a\_smbus\_fixup\ function\ in\ the\ function,\ the\ definition\ of\ the\ register,\ see\ the\ AMD\ Southbridge\ manual\ "AMD\ SB600"$ 

Register Reference Manual.pdf ". The pcibios\_map\_irq function scans and centralizes PCI and PCIE slots

Number allocation, other functions in the file fixup\_ev3a.c are mainly to allocate the interrupt number of some fixed PCI devices,

For detailed interrupt assignment and routing to 8259, please refer to the code and comment of file fixup\_ev3a.c

Use to view AMD's Southbridge manual.

After the interrupt is distributed, run the do\_IRQ () function and jump to the corresponding specific driver for execution.

### Page 137

Godson **3A1000** Processor User Manual Part 2

# 12 Serial port configuration and use

# 12.1 Optional serial port

As a communication interface, serial port is mainly used for system debugging. The working principle is to configure the serial port baud Registers related to rate, data bits, stop bits, and parity bits enable the serial port to send and receive bytes bit by bit.

There are currently two types of UART available on the 3A1000: one type is the UART of the CPU, there are UART0 and UART1,

The base address of the serial register of UART0 is 0xbfe001e0, the base address of the serial register of UART1 is 0xbfe001e8

 $The \ baud\ rate\ is\ 115200; there\ is\ another\ type\ of\ LPC\ UART,\ whose\ base\ address\ is\ 0xbff003f8,\ and\ the\ baud\ rate\ is\ 57600.$ 

In the setting, the data bits are set to 8 bits, the stop bit is 1 bit, no parity, no flow control.

# 12.2 Serial configuration of PMON

In pmon, the macro USE\_LPC\_UART is used to distinguish the above two types of serial ports. The setting of pmon mainly involves And the files are start.S and tgt\_machdep.c.

The following takes the UART0 of the CPU as an example. First, there is a function to initialize the serial port in pmon start.S (register For the use of the controller, see the UART controller section):

```
LEAF (initserial)
```

```
li a0, GS3_UART_BASE
            t1,128
li
sh
            t1,3 (a0)
                               // Access the divider register
li
            t1,0x12 # divider, highest possible baud rate
            t1,0 (a0)
                               // Frequency divider register 1, stores the lower 8 bits of the frequency divider register, the calculation formula is
sb
                               // Working clock / (baud rate * 16), in this case 33M / (115200 * 16)
li
            t1.0x0
                               # divider, highest possible baud rate
            t1,1 (a0)
                               // Frequency divider register 2, stores the upper 8 bits of the frequency divider register
            t1,3
li
            t1,3 (a0)
                               // The data bits are 8 bits
sh
            t1,0
            t1,1 (a0)
                               // Do not use interrupt
sb
```

### Page 138

#### Godson 3A1000 Processor User Manual Part 2

END (initserial)

GS3\_UART\_BASE is also defined in the start.S file, which is 0xbfe001e0.

In  $tgt\_machdep.c$ , the structure ConfigEntry also gives the UART settings, the function ns16550 also

It is the processing function of UART sending and receiving.

# 12.3 Serial configuration of Linux kernel

There are three main files for configuring the serial port in the Linux kernel: include / asm / serial.h,

 $arch\ /\ mips\ /\ kernel\ /\ 8250-platform.c,\ arch\ /\ mips\ /\ lemote\ /\ ev3a\ /\ dbg\_io.c.\ These\ three\ configuration\ files\ involve$ 

The setting of the serial port base address depends on the specific serial port used. In the kernel, in arch / mips / Kconfig and March / mips / kconfig arch / mips / kconfig

 $There \ is \ also \ a \ macro \ definition \ CONFIG\_CPU\_UART, used \ to \ select \ whether \ to \ use \ LPC \ serial \ port \ or \ CPU \ serial \ port.$ 

Although I chose the CPU UART, but whether it is UART0 or UART1, I still need to check the above three files.

Whether the definition of the serial port base address is correct.

In arch / mips / lemote / ev3a / dbg\_io.c is mainly used in the kernel startup process, there is no initial

A simple serial port printing method that is used for the convenience of kernel debugging at the stage of conversion

It is often used in the kernel debugging stage, it will call putDebugChar() to print the characters one by one

 $Print\ to\ the\ console.\ include\ /\ asm\ /\ serial.h\ provides\ a\ macro\ definition\ for\ the\ serial\ driver\ /\ serial\ /\ 8250.c,$ 

If you use the UART0 of the CPU, the definition is as follows:

```
#define STD_SERIAL_PORT_DEFNS \

/* UART_CLK PORT_IRQ FLAGS */

{    .baud_base = BASE_BAUD, ... irq = 58,
```

```
.flags = STD\_COM\_FLAGS, .iomem\_base = (u8 *) (0xffffffffbfe001e0), \\ \\ .io\_type = SERIAL\_IO\_MEM\}
```

The driver used is the standard 8250 / 16x50 serial port driver. The interrupt number of the serial port is No. 58, according to

The serial port of the CPU or the serial port of the LPC is used. The distribution of interrupts is also slightly different. The section on serial interrupts in irq.c

126

Points are as follows:

### Page 139

#### Godson 3A1000 Processor User Manual Part 2

```
} else if (pending & CAUSEF_IP2) {// For LPC  
#ifdef CONFIG_CPU_UART  
do_IRQ (58);  
#else  
irq = * (volatile unsigned int *) (0xffffffffffbfe00200 + 0x08);  
if ((irq & 0x2))  
do_IRQ (1);  
if ((irq & 0x1000))  
do_IRQ (12);  
if ((irq & 0x10))  
do_IRQ (58);  
#endif
```

If it is the serial port of the CPU, it directly handles interrupt 58, but if it is an LPC serial port, you need to read the LPC control

 $To \ determine \ whether \ the \ interrupt \ is \ a \ keyboard \ interrupt, \ a \ mouse \ interrupt \ or \ a \ serial \ interrupt, \ the \ serial \ interrupt \ number \ is \ still$ 

No. 58.

127

#### Godson 3A1000 Processor User Manual Part 2

# 13 EJTAG debugging

#### 13.1 Introduction to EJTAG

EJTAG (Enhanced JTAG) is defined by MIPS according to the basic structure and function extension of IEEE1149.1 protocol

The specification is a hardware / software subsystem used to support on-chip debugging. The EJTAG specification defines a new type of debugging

Modes, including dedicated instructions, operating modes, and address space, are well integrated with the original MIPS architecture

together. The basic idea of the debug mode is to adopt an exception handling mechanism, so that the software being debugged cannot detect the existence of the debugger.

In addition, the processor expands the address space in debug mode, and can access the debug control register and map to the

Debug interface for storage area. The following figure shows the composition of a common EJTAG debugging system, including:

- ♦ Debug Host: Run the debug application and control the EJTAG cable
- ◆ Target Board: the board containing the debugged chip, providing EJTAG interface

APP

OS / BIOS

Commissioning service

Debug host

EJTAG cable

Target board

Figure 13-1 EJTAG debugging system

The debug host can use the EJTAG line to put the processor on the target board into debug mode and turn to execute the debug service.

Cheng. There are two entrances to the debug service, which are located at 0xbfc00480 in the BIOS and at the EJTAG debug memory interface.

0xff200200 of the port is selected by the debugging host.

The EJTAG specification draws two blocks in the debug mode address space of the processor and maps them to the debug control register (drseg)

And debug memory interface (dmseg). When the processor executes the debugging service to access the debugging interface, the memory access request will be blocked Plugged in the debug interface. At this time, the debugging host can detect the memory access request of the debugging memory interface and respond to it.

Simply put, the debug service program can access a section of memory space located on the debug host.

Using the debugging memory space controlled by the debugging host, the debugging service can complete almost any conceivable function, because

The code for the debugging service program itself can be provided by the debugging host (currently not available in the samples of Godson 3A1000 and 2G

Get instructions from dmseg, but can execute memory access instructions).

128

# Page 141

#### Godson **3A1000** Processor User Manual Part 2

Godson 3A1000 / 2G also supports the PC sampling function of the EJTAG specification.

### 13.2 Use of EJTAG tools

### 13.2.1 Environmental preparation

- ♦ EJTAG cable, parallel port to 14-pin EJTAG port
- ♦ Linux debugging host with parallel port, with root authority

♦ Add debugging service program in PMON

# 13.2.2 PC sampling

Running jtag\_1 / 4/16 on the debug host will complete a PC sampling of the processor core. Where the program suffix refers to

The number of processor cores in the EJTAG interface, one 2G is 1, one 3A1000 is 4, and four 3A1000 strings are together

16. PC sampling does not require debugging service programs.

The value of PC sampling in 3A1000 / 2G is inaccurate and there is jitter. The user needs to ignore the lower 2 bits of the sampling result. deal with

The real PC pointer in the core may be  $0 \sim 4$  instructions behind the program flow of the corresponding instruction of the sampled PC, that is

Move, a real PC may fall near the transfer target.

If it is not a regular cycle or software-controlled stop clock, PC sampling should not stand still. If it appears,

This means that the processor is not operating properly.

### 13.2.3 Read and write memory

Run pracc\_1 / 4/16, specify the processor core number, access type, access address,

The value to write etc. Its working principle is to initialize a parameter area in the debugging memory space according to the task to be completed, and

The debugging service program cooperates to control the execution of the debugging service. The debugging service will first save several registers to the debugging host,

Then run based on these vacated registers, read and execute the relevant parameters, and finally restore the previously saved registers.

It should be noted that this function requires that the processor core executing the debugging service can also execute instructions. If it works abnormally, then

There may be a hardware failure.

### 13.2.4 Implementation instructions

### Page 142

```
pracc write, size = 3, address = 0000000000001f, value = ffffffff80e1060 | t3
pracc write, size = 3, address = 000000000000027, value = fffffff8000b899 | t4
pracc write, size = 3, address = 000000000000037, value = fffffff80110000 | t6
pracc write, size = 3, address = 0000000000003f, value = fffffff800f7428 | t7
pracc write, size = 3, address = 0000000000000047, value = 00000000340000e0 | status
prace write, size = 3, address = 000000000000004f, value = 0000000080034483 | config
prace write, size = 3, address = 000000000000057, value = 000000040008000 | cause
prace write, size = 3, address = 0000000000005f, value = 000000000000033 | a0
prace write, size = 3, address = 0000000000000067, value = fffffff80120000 | a1 \,
prace write, size = 3, address = 000000000000006f, value = 0000000000000000 | a2
pracc read, size = 3, address = 000000000000207, value = fff3ffffbfc00480
pracc write, size = 3, address = 00000000000107, value = fff3ffffbfc00480
prace write, size = 3, address = 000000000000107, value = 0000000000000003
prace write, size = 3, address = 000000000000107, value = 000000000001fc
prace write, size = 3, address = 000000000000107, value = 000000000000001
pracc write, size = 3, address = 00000000000107, value = ffffffffbfc00480
pracc write, size = 3, address = 000000000000000f, value = 3c08ff2040a8f800
return 3c08ff2040a8f800
Read return value
pracc read, size = 3, address = 00000000000021f, value = 0000000000000000
pracc read, size = 3, address = 00000000000000f, value = 0000000000000000
pracc read, size = 3, address = 000000000000017, value = 0000000000000000
pracc read, size = 3, address = 0000000000001f, value = ffffffff80e1060
pracc\ read,\ size=3,\ address=0000000000000027,\ value=fffffff8000b899
pracc read, size = 3, address = 000000000000037, value = ffffffff80110000
prace read. size = 3, address = 0000000000003f, value = fffffff800f7428
```

```
Write bfc00480 (actually not written in)
cpu @ ubuntu: / home / cpu / ejtag $ ./pracc 4 0 0xffffffffbfc00480 dw 0x0
target = 0, addr = fffffffbfc00480, dword write with 0000000000000000
press <enter> to confirm ..
breaking ..
ctrl = 00049000
stat = 60008008
pracc write, size = 3, address = 00000000000017, value = 0000000000000000
pracc write, size = 3, address = 0000000000001f, value = ffffffff80e1060
pracc write, size = 3, address = 00000000000027, value = fffffff8000b899
prace write, size = 3, address = 000000000000037, value = fffffff80110000
pracc write, size = 3, address = 00000000000003f, value = ffffffff800f7428
prace write, size = 3, address = 000000000000047, value = 0000000340000e0
prace write, size = 3, address = 0000000000004f, value = 000000080034483
pracc write, size = 3, address = 000000000000057, value = 0000000040008000
pracc write, size = 3, address = 0000000000005f, value = ffffffff8ec08c00
pracc write, size = 3, address = 000000000000067, value = fffffff8ec08400
pracc write, size = 3, address = 0000000000006f, value = 000000000000000
pracc read, size = 3, address = 000000000000217, value = fff3ffffbfc00480
pracc read, size = 3, address = 00000000000021f, value = 0000000000000000
prace write, size = 3, address = 00000000000107, value = fff3ffffbfc00480
pracc write, size = 3, address = 000000000000107, value = 0000000000000003
prace write, size = 3, address = 000000000000107, value = 0000000000001fc
130
```

```
pracc write, size = 3, address = 000000000000107, value = 00000000000001
pracc write, size = 3, address = 00000000000107, value = ffffffffbfc00480
pracc read, size = 3, address = 00000000000000f, value = 0000000000000000
pracc read, size = 3, address = 000000000000017, value = 0000000000000000
pracc read, size = 3, address = 0000000000001f, value = ffffffff80e1060
pracc read, size = 3, address = 000000000000027, value = fffffff8000b899
prace read, size = 3, address = 000000000000037, value = fffffff80110000
pracc read, size = 3, address = 0000000000003f, value = fffffff800f7428
Debug service code annotation
# start S
/ * Debug exception * /
                                                                                                                                  / * bfc00480 * /
                          .align 7
#define COP 0 DESAVE $ 31
              .set mips64
             // save context
             dmtc0 t0, COP 0 DESAVE
                                                                                                                                   // save a register for dmseg pointer
             lui t0. 0xff20
             sd t1, 0x08 (t0)
                                                                                                                                   // push the stack
             sd t2, 0x10 (t0)
             sd t3, 0x18 (t0)
             sd t4, 0x20 (t0)
             sd t5. 0x28 (t0)
             sd t6 0x30 (t0)
             sd t7, 0x38 (t0)
             dmfc0 t1, COP_0_STATUS_REG // output several cp0 registers
             sd t1, 0x40 (t0)
             dmfc0 t1, COP_0_CONFIG
             sd t1, 0x48 (t0)
             dmfc0 t1, COP 0 CAUSE REG
             sd t1. 0x50 (t0)
             sd a0, 0x58 (t0)
                                                                                                                                   // Other interested registers
             sd a1, 0x60 (t0)
             sd a2, 0x68 (t0)
#define t1 9
#define _t2 10
#define _t3 11
#define _t4 12
#define dextu (dest, src, msbd, dlsb) \
((0x1f << 26) \mid ((src \& 0x1f) << 21) \mid ((dest \& 0x1f) << 16) \mid (((msbd) \& 0x1f) << 11) \mid (((dlsb) \& 0x1f) << 6) \mid (((msbd) \& 0x1f) << 11) \mid (((dlsb) \& 0x1f) << 6) \mid ((dlsb) \& 0x1
|(0x2)|
```

132

```
sd t2, 0x100 (t0)
                                                             // debug ...
     dextu (_t3, _t1, 9-1, 50-32)
      sd t3, 0x100 (t0)
                                                             // debug ...
      dextu (_t4, _t1, 1-1, 47-32)
     sd t4, 0x100 (t0)
                                                             // debug ...
     dsubu t4, $ 0, t4
                                                             // sign bit extend
      dinsu (_t1, _t4, 58-32, 48-32) // address back
      sd t1, 0x100 (t0)
                                                             // debug ...
      // case t2 0,1,2,3-> lb, lh, lw, ld
      beqzl t2, 1f
      lb t5, 0x0 (t1)
      addiu t2, t2, -1
     beqzl t2, 1f
     lh t5, 0x0 (t1)
      addiu t2, t2, -1
      beqzl t2, 1f
     lw t5, 0x0 (t1)
     addiu t2, t2, -1
     ld t5, 0x0 (t1)
1.
     sd t5, 0x208 (t0)
                                                             // read the return value
read end:
     // write
     ld t1, 0x210 (t0)
                                                             // write parameter addr / size / count
     beqz t1, write_end
     ld t5, 0x218 (t0)
                                                             // write parameters
     sd t1, 0x100 (t0)
                                                             // debug ...
      dextu (_t2, _t1, 2-1, 48-32)
      sd t2, 0x100 (t0)
                                                             // debug ...
      dextu (_t3, _t1, 9-1, 50-32)
      sd t3, 0x100 (t0)
                                                             // debug ...
     dextu (_t4, _t1, 1-1, 47-32)
      sd t4, 0x100 (t0)
                                                             // debug ...
      dsubu t4, $ 0, t4
                                                             // sign bit extend
      dinsu ( t1, t4, 58-32, 48-32) // address back
      sd t1, 0x100 (t0)
                                                             // debug ...
     // case t2 0,1,2,3-> sb, sh, sw, sd
      beqzl t2, 1f
      sb t5, 0x0 (t1)
     addiu t2, t2, -1
      beqzl t2, 1f
      sh t5, 0x0 (t1)
      addiu t2, t2, -1
     beqzl t2, 1f
      sw t5, 0x0 (t1)
      addiu t2, t2, -1
     sd t5, 0x0 (t1)
1:
     sd t5, 0x218 (t0)
                                                             // write response
write_end:
```

#### Godson 3A1000 Processor User Manual Part 2

# 13.2.5 Online GDB debugging

Due to the bugs in the current sample, the online debugging function needs to be modified in the common MIPS debugging platform

And increase the corresponding debugging service program. This feature has not been implemented.

133

# Page 146

Godson **3A1000** Processor User Manual Part 2

# 14 Address window configuration conversion

Loongson 3A1000 adopts two-stage cross switch structure, two-stage cross switch window can be configured separately for controlling

The address is sent to a specific receiver for processing. In addition, the HyperTransport controller is also internal to the chip and external to the chip.

Access to the address window is controlled.

### 14.1 Method for configuring the address window of the first and second level crossbar

Each main port on the crossbar has 8 address windows for configuration. Each address window consists of BASE, MASK

Composed of three 64-bit registers with MMAP, BASE is aligned with K bytes, that is, the space allocated for each address window is the least

1KB; MASK is the window mask; MMAP is the window mapped address, and [2: 0] means the corresponding target slave port

, MMAP [4] means to allow instruction fetch, MMAP [5] means to allow block reading, MMAP [7] means to enable window.

The judgment of window hit is as follows:

Master port address & MASK == BASE

The mapped slave port address conversion formula is as follows:

Slave port address = master port address & ( $\sim$  (MASK)) | MMAP & MASK

It should be noted that for the first-level crossbar switch, MMAP [4] and MMAP [5] must be 1. And for the two-level crossover Off, the slave port that does not allow cache access or fetch access can set MMAP [4] or MMAP [5] to 0.

In addition, if the first-level crossbar is used to map the second-level cache address, the mapped address is also called "from

The "port address" must be consistent with the address before mapping, that is, the "primary port address."

The address and the configuration on the secondary crossbar switch are not subject to this restriction.

### 14.2 Address window of primary crossbar switch

The first-level crossbar has the default routing setting. This setting is not displayed in the address window configuration register, only in

The address hit by any address window will be interpreted by this default route.

For the main port of the first-level crossbar, that is, the main device side that sends out requests, includes the following:

Main port 0: processor core 0

Main port 1: processor core 1

Main port 2: processor core 2

134

### **Page 147**

#### Godson **3A1000** Processor User Manual Part 2

Main port 3: processor core 3

Main port 6: HyperTransport 0

Main port 7: HyperTransport 1

For the slave port of the first-level crossbar, that is, the slave device that sends requests to the outside, it includes the following:

Slave port 0: Secondary cache 0

Slave port 1: secondary cache 1

Slave port 2: secondary cache 2

Slave port 3: secondary cache 3

Slave port 6: HyperTransport 0

Slave port 7: HyperTransport 1

The configuration of the address window of each master port is independent of each other, and each has 8 configurable windows. Priority of configuration window Down, starting from configuration window 0, the first hit window routes this address. The priority order is as follows:

highest Configuration window 0

> Configuration window 1 Configuration window 2

> Configuration window 3

Configuration window 4

Configuration window 5

Configuration window 6 Configuration window 7

System default window See table below lowest

Among them, the "system default window" is only when all 8 "configuration windows" have not hit a certain address

Will take effect. In other words, before the "configuration window" is configured, all read and write requests will follow the "system

The default window is used for routing. The description of the "system default window" is as follows:

starting address End address aims Explanation 0xnFFF\_FFFF\_FFFF When n! = NODE\_ID

0xn000\_0000\_0000 HyperTransport 0 Secondary Cache According to the configuration of scid\_sel 0x0000\_0000\_0000 0x0BFF\_FFFF\_FFFF

Which two are mapped to different four secondary

Cache. See section 2.4 of the user manual for details.

135

### Page 148

#### Godson 3A1000 Processor User Manual Part 2

When scid\_sel = 0,

0x000: route to secondary cache 0

0x020: Route to secondary cache 1

0x040: Route to secondary cache 2

0x060: Route to secondary cache 3

When  $scid_sel = 2$ ,

0x000: route to secondary cache 0 0x400: route to secondary cache 1

0x800: Route to secondary cache 2

0xc00: Route to secondary cache 3 0x0C00\_0000\_0000 0x0DFF\_FFFF\_FFFF

HyperTransport 0

0x0FFF\_FFFF\_FFFF 0x0E00\_0000\_0000 HyperTransport 1

# 14.3 Timing of configuring the address window of the first-level crossbar

The first-level crossbar address window configuration is very important for the window configuration that needs to be routed to the second-level cache request Strictly, the data consistency between the second-level cache and the first-level cache needs to be ensured before and after configuration, that is, it is never allowed After configuration, Xu appears as follows:

Before the configuration, there is a backup in the second-level cache, and the corresponding backup in the first-level cache, but after the configuration The request to close this backup address will be routed to other slave ports.

The above situation will eventually lead to the disorder of the first and second cache data. Therefore, the best way to configure each window The timing is before the system has not performed the Cache operation. In other cases, if you need to configure the first-level crossbar It must be ensured that the above situation does not occur.

It should be noted that changing the value of scid\_sel after the Cache operation itself will also bring about this inconsistency,

Because the address space and the mapped secondary cache number have changed

# 14.4 Address window of secondary crossbar switch

The secondary crossbar also has a default route, and all addresses that are not hit by any address window will be routed to the slave

Port 3, that is, the system configuration register space.

For the main port of the two-level crossbar switch, that is, the main device side that sends out requests, the following include

- ♦ Main port 0: Secondary cache 0-3
- ♦ No. 1 main port: PCI main port

136

### Page 149

#### Godson 3A1000 Processor User Manual Part 2

For the slave port of the second-level crossbar, that is, the slave device that sends out requests, the following include:

- ◆ Slave port 0: memory controller 0
- ♦ Slave port 1: memory controller 1
- ◆ Slave port 2: low-speed device interface, including PCI slave port, LPC interface, UART interface, SPI interface

Port, PCI register space

♦ Slave port 3: System configuration register

Compared with the first-level crossbar switch, the restrictions of the address window configuration of the second-level crossbar switch will be weaker.

The software can ensure that the access content after reconfiguring the address window will not be error.

For example, before mapping 0x0000\_0000\_0000 - 0x0000\_0FFF\_FFFF of the system address to memory control

 $0x0000\_0000\_0000 - 0x00000\_0FFF\_FFFF$  on device 0

Work, stored some valid data. After configuring the address window, set the system address to 0x0000\_2000\_0000

 $-\,0x0000\_2FFFF\_FFFF$  is mapped to  $0x0000\_0000\_0000$  of memory controller  $0\,-\,$ 

0x0000\_0FFF\_FFFF. At this time, the access to 0x0000\_2000\_0000 will be used originally

 $0x0000\_0000\_0000$  The value stored in the address.

In this process, it should be noted that the content in the secondary cache does not change according to the configuration of the address window.

Change, that is to say, if the original write access to 0x0000\_0000\_0000 uses Cache, then it is likely

The access to  $0x0000\_20000\_0000$  after the address window update will get an old value

### 14.5 Special treatment for address window configuration

Since Loongson 3A1000 processor cores will have some guessed access to the outside, these guessed accesses may fall to

Address space. However, not all devices are allowed to be accessed by guessing, especially for PCI devices, a guess

The measured read access is likely to cause the destruction of a "read clear" register data, and may also cause some

The access cannot return normally, and the processor freezes.

We have configured the first and second level crossbar switches to prevent these situations from happening, and set some non-guessable addresses

Space is forbidden. For example, we can prevent the PCI space by setting the second-level crossbar as follows

Speculative access to  $0x1000\_0000$ , but at the same time allow speculative access to  $0x1FC0\_0000$ .

BASE MASK MMAP

#### Godson 3A1000 Processor User Manual Part 2

For the first-level crossbar switch, the mapping of the second-level cache address is also affected by scid\_sel. These two

Those must not conflict.

If you need to map an address space to the secondary cache, you need to consider the impact of the secondary cache. which is

Map this address space to each secondary cache. Because each address window can only correspond to one slave port, then

The mapping to the secondary cache needs to be completed through the mapping of four address windows.

In addition, because the minimum unit of the address window is 1KB, if you configure the secondary cache space at this time,

It is necessary to set the value of scid\_sel to 2 or more, that is, to use an address of 10 bits or more for hashing. As an example in the table below, for one

The level crossbar is configured to map all address accesses issued by the processor core to the level 2 cache.

#### $Scid_sel = 2$

BASE	MASK	MMAP
Window 4 0x0000_0000_0000_0000	0x0000_0000_0000_0C00	0x0000_0000_0000_00F0
Window 5 0x0000_0000_0000_0400	0x0000_0000_0000_0C00	0x0000_0000_0000_04F1
Window 6 0x0000_0000_0000_0800	0x0000_0000_0000_0C00	0x0000_0000_0000_08F2
Window 7 0x0000_0000_0000_0C00	0x0000_0000_0000_0C00	0x0000_0000_0000_0CF3

From this window, we can see that all addresses that did not hit in windows 0-3 will be hit in these 4 windows, and according to

scid\_sel hashes the entire address space into four correct secondary caches.

# 14.6 HyperTransport Address Window

The HyperTransport controller can not only send read and write access to the outside, but also enable external devices to access the processor.

DMA access to the internal memory. The access address spaces of these two visits are independent of each other, which are introduced separately below.

### 14.6.1 External access window of processor core

 $Loongson\ 3A1000\ chip\ has\ 4\ HyperTransport\ controllers,\ namely\ HT0\_LO,\ HT0\_HI,$ 

 $HT1\_LO, HT1\_HI, where \ HT0\_LO \ and \ HT0\_HI \ share \ a \ physical \ interface, HT1\_LO \ and \ HT1\_HI$ 

 $Sharing \ a \ physical \ interface, \ when \ the \ chip \ pin \ HTx\_8x2 \ is \ set \ low, \ only \ HTx\_LO \ is \ visible \ to \ the \ user, \ and \ HTx\_HI$ 

'S address space is invalid. According to the default routing of the first-level crossbar, the address space of each controller is as follows:

Base address	End address	size	definition	Explanation
0x0C00_0000_0000 0x0CFF	F_FFFF_FFFF 1 Tbytes		HT0_LO window	
0x0D00_0000_0000 0x0DFF	F_FFFF_FFFF 1 Tbytes		HT0_HI window	Effective when $HT0_8x2 = 1$

138

#### Page 151

### Godson **3A1000** Processor User Manual Part 2

0x0E00_0000_0000 0x0EF	F_FFFF_FFFF 1 Tbytes	HT1_LO window	
0x0F00 0000 0000	0x0FFF FFFF FFFF 1 Tbytes	HT1 HI window	Effective when HT1 8x2 = 1

Each HyperTransport controller has a 40-bit address space. According to the HyperTransport protocol, this

The 40-bit address is divided as follows:

Base address	End address	size	definition
0x00_0000_0000	0xFC_FFFF_FFFF	1012 Gbytes	MEM space
0xFD_0000_0000	0xFD_F7FF_FFFF	3968 Mbytes	Keep
0xFD_F800_0000	0xFD_F8FF_FFFF	16 Mbytes	Interrupt
0xFD_F900_0000	0xFD_F90F_FFFF	1 Mbyte	PIC interrupt response
0xFD_F910_0000	0xFD_F91F_FFFF	1 Mbyte	system message
0xFD_F920_0000	0xFD_FAFF_FFFF	30 Mbytes	Keep
0xFD_FB00_0000	0xFD_FBFF_FFFF	16 Mbytes	HT controller configuration space
0xFD_FC00_0000	0xFD_FDFF_FFFF	32 Mbytes	I / O space
0xFD_FE00_0000	0xFD_FFFF_FFFF	32 Mbytes	HT bus configuration space
0xFE_0000_0000	0xFF_FFFF_FFFF	8 Gbytes	Keep

Among them, MEM space, I / O space, and HT bus configuration space correspond to the three accesses on the traditional PCI space, respectively.

The forms are PCI MEM access, PCI IO access and PCI configuration access. HT controller configuration space mainly provides

HT interrupt vector and internal window configuration and other functions.

HT bus configuration space, according to the "bus number", "device number", "function number", "register offset" of the external device to

The following rules allow direct read and write access to the address.

Type 0:

Type 1:

# 14.6.2 Address window for external device to **DMA** access to processor chip memory

In order to protect the memory data in the processor chip, the HyperTransport controller provides DMA access for external devices.

 $A \ set \ of \ windows \ is \ provided, namely \ the \ "Receive \ Address \ Windows" \ in \ Section \ 9.5.4 \ of \ the \ user \ manual, only \ the \ DMA \ locations \ that \ fall \ in \ this \ set \ of \ windows \ in \ Section \ 9.5.4 \ of \ the \ user \ manual, only \ the \ DMA \ locations \ that \ fall \ in \ this \ set \ of \ windows \ in \ Section \ 9.5.4 \ of \ the \ user \ manual, only \ the \ DMA \ locations \ that \ fall \ in \ this \ set \ of \ windows \ in \ Section \ 9.5.4 \ of \ the \ user \ manual, only \ the \ DMA \ locations \ that \ fall \ in \ this \ set \ of \ windows \ in \ Section \ 9.5.4 \ of \ the \ user \ manual, only \ the \ DMA \ locations \ that \ fall \ in \ this \ set \ of \ windows \ in \ section \ section$ 

139

# Page 152

#### Godson 3A1000 Processor User Manual Part 2

The address will be truly operated on the memory space in the chip, otherwise it will make an error response to the peripheral that initiated the access.

This group of windows is determined by the following parameters, and the window hitting rules are as follows:

```
hit = ht_rx_image_en &&

(DMA address & ht_rx_image_mask) == (ht_rx_image_base &

ht_rx_image_mask)
```

Address\_out = ht\_rx\_image\_trans\_en?

 $ht\_rx\_image\_trans \mid DMA \ address \ \& \sim ht\_rx\_image\_mask: DMA \ address$ 

The priority of different address windows decreases sequentially.

# 14.6.3 Low-speed device address window

The low-speed device space includes PCI, LPC, UART, SPI and other devices. The internal address of this space is divided as follows

table:

Address name Address range siz

LPC Memory	$0x1C00\_0000 - 0x1DFF\_FFFF$	32 MByte
LPC Boot	0x1FC0_0000 - 0x1FCF_FFFF	1 MByte
PCI IO space	$0x1FD0\_0000 - 0x1FDF\_FFFF$	1 MByte
PCI controller configuration sp	a@x1FE0_0000 - 0x1FE0_00FF	256 Byte
IO register space	0x1FE0_0100 - 0x1FE0_01DF	256 Byte
UART 0	0x1FE0_01E0 - 0x1FE0_01E7	8 Byte
UART 1	0x1FE0_01E8 - 0x1FE0_01EF	8 Byte
SPI	0x1FE0_01F0 - 0x1FE0_01FF	16 Byte
LPC Register	0x1FE0_0200 - 0x1FE0_02FF	256 Byte
PCI configuration space	0x1FE8_0000 - 0x1FE8_FFFF	64 KByte
LPC I / O	0x1FF0_0000 - 0x1FF0_FFFF	64 Kbyte
PCI MEM	other	

# 14.7 Example Analysis of Address Space Configuration

The following describes the configuration of the two-level crossbar in PMON. In the following example, the HT device

Use HT1 interface connection, HT0 interface is not used.

140

# Page 153

#### Godson **3A1000** Processor User Manual Part 2

# 14.7.1 Example of a level 1 crossbar 1

One configuration of the first-level crossbar is as follows:

BASE	MASK	MMAP
Window 0 0x0000_0000_1800_0000	0xFFFF_FFFF_FC00_0000 0x00000_	0EFD_FC00_00F7
Window 1 0x0000_0000_1000_0000	0xFFFF_FFFF_F800_0000 0x0000_	0E00_1000_00F7
Window 2 0x0000_0000_1E00_0000	0xFFFF_FFFF_FF00_0000 0x0000_	0E00_0000_00F7
Window 3		
Window 4 0x0000_0C00_0000_0000	0xFFFF_FC00_0000_0000	0x0000_0C00_0000_00F7
Window 5		
Window 6 0x0000_1000_0000_0000	0x0000_1000_0000_0000	0x0000_1000_0000_00F7
Window 7 0x0000_2000_0000_0000	0x0000_2000_0000_0000	0x0000_2000_0000_00F7

The following analyzes the role of each configuration window.

Window 0, convert the address of  $0x1800\_0000$  to  $0x0000\_0EFD\_FC00\_0000$ , and route to HT1

Controller. In this way, the HT IO space and HT configuration space that originally needed to be accessed using 64-bit addresses are directly

The 32-bit address space is used for mapping, and the space after the mapping can be accessed using a 32-bit address.

Address before conversion	Address after conversion	Explanation
Address 0 0x0000_0000_18xx_xxxx	0x0000_0EFD_FCxx_xxxx	HT IO space
Address 1 0x0000_0000_19xx_xxxx	$0x0000\_0EFD\_FDxx\_xxxx$	
Address 2 0x0000_0000_1Axx_xxxx	0x0000_0EFD_FExx_xxxx	HT configuration space: Type 0
Address 3 0x0000_0000_1Bxx_xxxx	0x0000_0EFD_FFxx_xxxx	HT configuration space: Type 1

Window 1, convert the address of 0x1000\_0000 to 0x0000\_0E00\_1000\_0000, and route it to the HT1 controller

Controller. In this way, a part of the HT MEM space that originally needs to be accessed using a 64-bit address is directly used

The 32-bit address space is used for mapping, and the space after the mapping can be accessed using a 32-bit address. Although there is no mapping All HT MEM space, but up to 128MB of HT MEM space can already be used here.

Address before conversion Address after conversion Explanation

Address 0 0x0000\_0000\_1xxx\_xxxx 0x0000\_0E00\_1xxx\_xxxx HT MEM space

Window 2, convert the address of 0x1E00\_0000 to 0x0000\_0E00\_0000, and route it to the HT1 controller

Controller. In this way, the lowest 16MB address of the HT MEM space that originally needs to be accessed using a 64-bit address

The 32-bit address space is directly used for mapping, and the space after the mapping can be accessed using a 32-bit address. Of

141

#### Page 154

#### Godson 3A1000 Processor User Manual Part 2

So this part of the address is mapped because some traditional devices need to use this reserved space for fixed decoding, such as Graphics devices, etc.

Address before conversion Address after conversion Explanation

 $Address\ 0\ 0x0000\_0000\_1Exx\_xxxx \qquad \qquad 0x0000\_0E00\_1Exx\_xxxx \qquad \qquad 16MB\ lower\ HT\ MEM\ space$ 

The setting of the previous windows is to use the 32-bit address directly in PMON without TLB conversion

You can access the HT space and HT equipment to facilitate the compatible design of the software version. In the linux system, because

In order to directly use 64-bit addresses for access, these address translations are not required. But it should be noted that the basic

Due to the way Linux handles the HT MEM space, it still needs to convert the HT MEM space to simplify the 32

Access to peripherals addressed by bit addresses.

The remaining windows are used to route all the addresses of non-responsive devices to the HT1 controller, and the HT1 controller will respond should. These addresses will not appear actively during normal program execution, but due to the speculative execution of the processor core, any

Address access may occur. If the correct response is not obtained, the processor may crash. Godson 3A1000

The HT controller can correctly identify and handle such access. Therefore, all these potential guess visits need to be routed to HT controller

Except these abnormal addresses, other addresses will be routed to the secondary cache according to the default routing method Level crossbar forwarding.

# 14.7.2 Level 1 Crossbar Example 2

Another configuration of the first-level crossbar is as follows:

 $Scid_sel = 2$ 

BASE	MASK	MMAP
Window 0 0x0000_0000_1800_0000	0xFFFF_FFFF_FC00_0000 0x0000	0_0EFD_FC00_00F7
Window 1 0x0000_0000_1000_0000	0xFFFF_FFFF_F800_0000 0x0000	_0E00_1000_00F7
Window 2 0x0000_0000_1E00_0000	0xFFFF_FFFF_FF00_0000 0x0000	0_0E00_0000_00F7
Window 3 0x0000_0E00_0000_0000	0xFFFF_FE00_0000_0000	0x0000_0E00_0000_00F7
Window 4 0x0000_0000_0000_0000	0x0000_0000_0000_0C00	0x0000_0000_0000_00F0
Window 5 0x0000_0000_0000_0400	0x0000_0000_0000_0C00	0x0000_0000_0000_04F1
Window 6 0x0000_0000_0000_0800	0x0000_0000_0000_0C00	0x0000_0000_0000_08F2
Window 7 0x0000_0000_0000_0C00	0x0000_0000_0000_0C00	0x0000_0000_0000_0CF3

In this configuration, the first three windows are the same as the previous configuration, and will not be repeated here.

### Page 155

#### Godson **3A1000** Processor User Manual Part 2

 $Window\ 3\ routes\ all\ the\ addresses\ of\ 0x0000\_0E00\_0000\_0000\ to\ the\ HT1\ controller,\ which\ is\ the\ default$ 

A routing method, this configuration is done because in windows 4-7, all addresses are routed to four different

In the secondary cache, so the default route will no longer take effect.

The configuration of windows 4-7 has been explained in Section 1.5, the most important of which is routing to each

The level of Cache should be consistent with the configuration of scid\_sel. The purpose of this configuration is the same as the first configuration, all for In order to prevent some addresses that do not respond to the device to cause the processor to freeze.

# 14.7.3 Example of a secondary crossbar 1

One configuration of the two-level crossbar is as follows. Only one memory controller is used in this configuration. Use memory

#### 256MB space.

BASE	MASK	MMAP
Window 0 0x0000_0000_1000_0000	0xFFFF_FFFF_F000_00	00 0x0000_0000_1000_0082
Window 1 0x0000_0000_1FC0_0000	0xFFFF_FFFF_FFF0_00	00 0x0000_0000_1FC0_00F2
Window 2 0x0000_0000_0000_0000	0xFFFF_FFFF_F000_00	00 0x0000_0000_0000_00F0
Window 3		
Window 4		
Window 5		
Window 6		
Window 7		

 $Window\ 0\ opens\ the\ uncache\ and\ non-fetch\ access\ of\ the\ low-speed\ device\ space,\ so\ that\ it\ can\ be\ guaranteed\ to\ fall\ in\ this\ window$ 

The visit of the mouth is the visit that the procedure needs to make.

Window 1 opens all types of access to the BOOT space in the low-speed device space, including cache access and instruction fetch

Normal visits including visits, guess visits can make normal visits to this space.

Window 2 opens the lower 256MB space on memory controller 0, allowing all types of access.

All other accesses will be routed to the system configuration register space according to the default route.

Combined with the first-level crossbar configuration in 1.8.1, the resulting full chip address space is as follows:

	starting address	End address	Explanation
Address 0	0x0000_0000_0000_0000	$0x0000\_0000\_0FFF\_FFFF$	Memory controller 0
Address 1	0x0000_0000_1000_0000	0x0000_0000_17FF_FFFF	HT1 MEM space
Address 2	0x0000_0000_1800_0000	0x0000_0000_19FF_FFFF	HT1 IO space
Address 3	0x0000_0000_1A00_0000	0x0000_0000_1BFF_FFFF	HT1 configuration space
Address 4	0x0000_0000_1C00_0000	0x0000_0000_1DFF_FFFF LPC Me	mory
Address 5	0x0000_0000_1FC0_0000	0x0000_0000_1FCF_FFFF LPC Boo	ot

143

### Page 156

Address 6	0x0000_0000_1FD0_0000	0x0000_0000_1FDF_FFFF PCI IO space	
Address 7	0x0000_0000_1FE0_0000	0x0000_0000_1FE0_00FF	PCI controller configuration space
Address 8	0x0000_0000_1FE0_0100	0x0000_0000_1FE0_01DF	IO register space
Address 9	0x0000 0000 1FE0 01E0	0x0000 0000 1FE0 01E7	UART 0

Address 10 0x0000_0000_1FE0_01E8	0x0000_0000_1FE0_01EF	UART 1
Address 11 0x0000_0000_1FE0_01F0	0x0000_0000_1FE0_01FF	SPI
Address 12 0x0000_0000_1FE0_0200	0x0000_0000_1FE0_02FF	LPC Register
Address 13 0x0000_0000_1FE8_0000	0x0000_0000_1FE8_FFFF	PCI configuration space
Address 14 0x0000_0000_1FF0_0000	0x0000_0000_1FF0_FFFF	LPC I / O
Address 15 0x0000_0C00_0000_0000	0x0000_0FFF_FFFF_FFFF HT1 cont	roller, various spaces
Address 16 0x0000_1000_0000_0000	0x0000_3FFF_FFFF_FFFF HT1 cont	roller, guess space
Address 17 Other address		System configuration space

### 14.7.4 Two-level crossbar example 2

Another configuration of the two-level crossbar is as follows. Two memory controllers are used in this configuration. Each memory controller makes

### Use 1GB of memory

BASE	MASK	MMAP
Window 0 0x0000_0000_1000_0000	0xFFFF_FFFF_F000_0000 0x0000_	0000_1000_0082
Window 1 0x0000_0000_1FC0_0000	0xFFFF_FFFF_FFF0_0000 0x0000_	0000_1FC0_00F2
Window 2 0x0000_0000_0000_0000	0xFFFF_FFFF_F000_0000 0x0000_	0000_0000_00F0
Window 3		
Window 4 0x0000_0000_8000_0000	0xFFFF_FFFF_C000_0000 0x0000_	0000_0000_00F0
Window 5		
Window 6 0x0000_0000_C000_0000	0xFFFF_FFFF_C000_0000 0x0000_	0000_0000_00F1
Window 7		

Window 0 opens the uncache and non-fetch access of the low-speed device space, so that it can be guaranteed to fall in this window

The visit of the mouth is the visit that the procedure needs to make.

Window 1 opens all types of access to the BOOT space in the low-speed device space, including cache access and instruction fetch

Normal visits including visits, guess visits can make normal visits to this space.

Window 2 opens the lower 256MB space on memory controller 0, allowing all types of access.

Window 4 opens all 1GB of space on memory controller 0, the system uses 0x8000\_0000 -

 $0xBFFF\_FFFF \ address \ is \ accessed, it \ should \ be \ noted \ that \ the \ system \ 0x8000\_0000 - 0x8FFF\_FFFF \ is \ empty$ 

Between 0x0000\_0000 and 0x0FFF\_FFFF. The system software must ensure that the data is correct.

It must be ensured that only one of these addresses is used to access this part. Taking Linux as an example, you must use  $0x0000\_0000$  in the system.

– The address of  $0x0FFFF\_FFFF$ , then, for this space, the access of  $0x8000\_0000-8FFF\_FFFF$  is

144

# Page 157

#### Godson 3A1000 Processor User Manual Part 2

### Prohibited.

Window 6 opens all 1GB of space on memory controller 1, the system uses 0xC0000\_0000 -

0xFFFF\_FFFF accesses this memory.

Combined with the first-level crossbar configuration in 1.8.2, the resulting full chip address space distribution is as follows:

	starting address	End address	Explanation
Address 0	0x0000_0000_0000_0000	$0x0000\_0000\_0FFF\_FFFF$	Memory controller 0
Address 1	0x0000_0000_1000_0000	0x0000_0000_17FF_FFFF	HT1 MEM space
Address 2	0x0000_0000_1800_0000	0x0000_0000_19FF_FFFF	HT1 IO space
Address 3	0x0000_0000_1A00_0000	$0x0000\_0000\_1BFF\_FFFF$	HT1 configuration space
Address 4	0x0000_0000_1C00_0000	0x0000_0000_1DFF_FFFF LPC Memory	
Address 5	0x0000_0000_1FC0_0000	0x0000_0000_1FCF_FFFF LPC Boot	ı
Address 6	0x0000_0000_1FD0_0000	$0x0000\_0000\_1FDF\_FFFF \ PCI \ IO \ s_F$	pace
Address 7	0x0000_0000_1FE0_0000	0x0000_0000_1FE0_00FF	PCI controller configuration space
Address 8	0x0000_0000_1FE0_0100	0x0000_0000_1FE0_01DF	IO register space

Address 9 0x0000\_0000\_1FE0\_01E0 0x0000\_0000\_1FE0\_01E7 UART 0 Address 10 0x0000\_0000\_1FE0\_01E8 0x0000\_0000\_1FE0\_01EF UART 1 Address 11 0x0000\_0000\_1FE0\_01F0 0x0000\_0000\_1FE0\_01FF SPI Address 12 0x0000\_0000\_1FE0\_0200 0x0000 0000 1FE0 02FF LPC Register Address 13 0x0000\_0000\_1FE8\_0000 0x0000 0000 1FE8 FFFF PCI configuration space Address 14 0x0000\_0000\_1FF0\_0000  $0x0000\_0000\_1FF0\_FFFF$ LPC I / O Address 15 0x0000\_0000\_8000\_0000 0x0000\_0000\_BFFF\_FFFF Memory controller 0 Address 16 0x0000\_0000\_C000\_0000 0x0000 0000 FFFF FFFF Memory controller 1 Address 17 0x0000 0E00 0000 0000 0x0000\_0FFF\_FFFF\_FFFF HT1 controller, various spaces Address 18 Other address System configuration space

145

### Page 158

Godson 3A1000 Processor User Manual Part 2

# 15 System memory space distribution design

# 15.1 System memory space

Loongson 3A1000 processor has two memory controllers, if the address space can be interleaved in two memories

On the controller, it will bring benefits to the average access delay and average access bandwidth of the system, but it is subject to the configuration of the crossbar

To limit the number of windows, certain rules must be adopted to design a certain method for address space distribution.

Based on the above considerations, at the same time, in order to maintain the different needs of different memory space sizes of the Linux system, and ensure that the memory

The distribution is simple and beautiful, you can use the following rules to design the memory address space. Of course, according to the system designer

You can also customize the memory space distribution rules.

- (1) No matter how big the memory size is, you must ensure that the lower 256MB of  $0x0000\_0000 0x0FFF\_FFFF$  space;
- $(2) \ In \ order \ to \ reserve \ the \ necessary \ direct \ access \ address \ space \ for \ IO \ devices, 0x1000\_0000 0x1FFF\_FFFF$

Reserved for non-spatial address space;

(3) Therefore, the remaining part of the memory space of 1GB or more is defined according to the following formula:

Base =  $Size + 0x1000_0000$ 

Limit = Size + Size-1

Among them, Base and Limit are the base address and high address of this space, Size is all memory

size

 starting address
 End address
 Explanation

 Address 0
 0x0000\_0000\_0000\_0000
 0x0000\_0000\_0FFF\_FFFF
 0 - 256MB

 Address 1
 0x0000\_0000\_5000\_0000
 0x0000\_0000\_7FFF\_FFFF
 256MB - 1GB

If the memory size is 2GB, the address space of the memory in the system is as follows:

 starting address
 End address
 Explanation

 Address 0
 0x0000\_0000\_0000\_0000
 0x0000\_0000\_0FFF\_FFFF
 0 - 256MB

 Address 1
 0x0000\_0000\_9000\_0000
 0x0000\_0000\_FFFF\_FFFF
 256MB - 2GB

If the memory size is 4GB, the address space of the memory in the system is as follows:

starting address End address Explanation

146

# Page 159

### Godson **3A1000** Processor User Manual Part 2

Address 0	0x0000_0000_0000_0000	$0x0000\_0000\_0FFF\_FFFF$	$0-256 \mathrm{MB}$
Address 1	0x0000_0001_1000_0000	0x0000_0001_FFFF_FFFF	256MB – 4GB

And so on.

In addition, in order to enable the two memory controllers to be interleaved, we configure the two-level crossbar as follows

### On the memory address space.

On the memory addi	ess space.			
Explanation		window		
Used to enable acces	Used to enable access to the BIOS space		BASE	0x00000000_1FC00000
			MASK	0xFFFFFFF_FFF00000
			MMAP	0x00000000_1FC000F2
Used to enable acces	s to PCI space (only non-acces	ss is allowed	l BASE	0x00000000_10000000
Refers to UNCACHI	Refers to UNCACHE access via)		MASK	0xFFFFFFF_F0000000
			MMAP	0x00000000_10000082
Used to enable align	mwiC0 single channel	2	BASE	0x00000000_00000000
Low 256M space	256MB and above		MASK	0xFFFFFFF_F0000000
Access			MMAP	0x00000000_000000F0
		3		
	Dual channel	2	BASE	0x00000000_00000000
	256MB x 2 and above		MASK	0xFFFFFFF_F0000400
	(Interleaved with address [10]	)])	MMAP	0x00000000_000000F0
		3	BASE	0x00000000_00000400
			MASK	0xFFFFFFF_F0000400
			MMAP	0x00000000_000000F1
	MC0 single channel 256M	4		
		5		
		6		
		7		
Used to enable interr	MC0 single channel 512M	4	BASE	0x00000000_20000000
Store high address sp Access	ace		MASK	$0xFFFFFFFF_F00000000$
1100035			MMAP	0x00000000_100000F0
		5		
		6		
		7		
	MC0 single channel 1G	4	BASE	0x00000000_40000000
			MASK	0xFFFFFFF_C0000000
			MMAP	0x00000000_000000F0
		5		
		6		
		7		

# Page 160

### Godson **3A1000** Processor User Manual Part 2

MCO single shound 2C	4	DAGE	0-0000000 0000000
MC0 single channel 2G	4	BASE	0x00000000_80000000
		MASK	0xFFFFFFF_80000000
		MMAP	0x00000000_000000F0
	5		
	6		
Dual channel 256M x 2	7 4	BASE	0-0000000 2000000
(Interleaved with address [1	-		0x00000000_20000000
(	1/	MASK MMAP	0xFFFFFFF_F0000400
			0x00000000_000004F0
	5	BASE	0x00000000_20000400
		MASK	0xFFFFFFF_F0000400
		MMAP	0x00000000_000004F1
	6		
Dual channel 512M x 2	7	DAGE	0.00000000 40000000
(Interleaved with address [1	4	BASE	0x00000000_40000000
(meneuvea wan aaaress [.	. • ])	MASK	0xFFFFFFF_E0000400
	_	MMAP	0x00000000_000000F0
	5	BASE	0x00000000_40000400
		MASK	0xFFFFFFF_E0000400
		MMAP	0x00000000_000000F1
	6	BASE	0x00000000_60000000
		MASK	0xFFFFFFF_E0000400
	_	MMAP	0x00000000_000004F0
	7	BASE	0x00000000_60000400
		MASK	0xFFFFFFF_E0000400
Decel shows at 1C = 2		MMAP	0x00000000_000004F1
Dual channel 1G x 2 (Interleaved with address [1	4	BASE	0x00000000_80000000
(meneuvea wan aaaress [.	. • ])	MASK	0xFFFFFFF_C0000400
	_	MMAP	0x00000000_000000F0
	5	BASE	0x00000000_80000400
		MASK	0xFFFFFFF_C0000400
		MMAP	0x00000000_000000F1
	6	BASE	0x00000000_C0000000
		MASK	0xFFFFFFF_C0000400
	_	MMAP	0x00000000_000004F0
	7	BASE	0x00000000_C0000400
		MASK	0xFFFFFFF_C0000400
Dood shows 100 0		MMAP	0x00000000_000004F1
Dual channel 2G x 2 (Interleaved with address [1	4	BASE	0x00000001_00000000
(micricaved with address [1	· • ])	MASK	0xFFFFFFF_80000400

148

# Page 161

### Godson **3A1000** Processor User Manual Part 2

MMAP 0x0000000\_000000F0
BASE 0x00000001\_00000400

5

Godson 3A1000 Processor User Manual MASK 0xFFFFFFF\_80000400 MMAP 0x00000000\_000000F1 BASE 0x00000001 80000000 MASK 0xFFFFFFF 80000400 MMAP 0x00000000\_000004F0 0x00000001 80000400 BASE 0xFFFFFFF\_80000400 MASK 0x00000000\_000004F1 MMAP

### 15.2 Mapping relationship between system memory space and peripheral DMA space

After this configuration, we will introduce the use of memory addresses in DMA. Traditional PCI DMA empty

The address above 0x8000\_0000 exists, when the device performs DMA operation, the access of 0x8000\_0000 is mapped

Shot into the 0x0000\_0000 space, and then one by one with the system memory mapping.

In Loongson 3A1000, in order to solve the problem of DMA space conversion using large memory, the following regulations are made.

(1) System memory space 0x0000\_0000 - 0x0FFF\_FFFF When used as DMA space, peripherals

Use  $0x8000\_0000 - 0x8FFF\_FFFF$  to access;

(2) When the memory space of other systems is used as DMA space, it can be used directly without address conversion.

Therefore, taking the 2GB memory space as an example, the following address translation table can be obtained:

	Explanation		starting address	End address
Address 0	$0-256 \mathrm{MB}$	System space	$0x0000\_0000\_0000\_0000$	0x0000_0000_0FFF_FFFF
		DMA space	0x0000_0000_8000_0000	$0x0000\_0000\_8FFF\_FFFF$
Address 1	256MB -	System space	0x0000_0000_9000_0000	$0x0000\_0000\_FFFF\_FFFF$
	2GB	DMA space	0x0000_0000_9000_0000	0x0000_0000_FFFF_FFFF

When using the HyperTransport interface, the above address conversion method can be accessed through the HyperTransport

Receive address window "configuration to achieve. See section 1.6.2. Use two sets of address windows to complete this conversion.

	Explanation	Window enable register	Window base register
Window 0	0-256MB	0xC000_0000	0x0080_FFF0
Window 1	256MB – 2GB	0xC000 0080	0x0080 FF80

Window 0 translates the address of 0x8000\_0000 - 0x8FFF\_FFFF to 0x0000\_0000 -

0x0FFF\_FFFF access.

 $Window\ 1\ converts\ the\ address\ of\ 0x8000\_0000-0xFFFF\_FFFF\ to\ 0x8000\_0000-0xFFFF\_FFFF$ 

Access. According to the priority rule hit by the window, we can know that the address of 0x8000\_0000 - 0x8FFF\_FFFF is actually

149

#### **Page 162**

#### Godson **3A1000** Processor User Manual Part 2

 $The above will only be mapped by window 0, so the address handled by window 1 is actually 0x9000\_0000 - 0xFFFF\_FFFF.\\$ 

# 15.3 Other mapping methods of system memory space

The system memory space mapping method introduced in the previous two sections is only an effective reference method, and system designers can also Redefine the memory mapping rules according to your needs.

For example, all the memory space is concentrated in the lower address, and the IO address and system configuration space are mapped to a higher space.

# Page 163

Godson 3A1000 Processor User Manual Part 2

# 16 X system memory allocation

The memory allocation problem of the X system describes the video memory allocation problem. In 3A-690e, the graphics card is set

It is inside the North Bridge 690E and is a device of PCIE. The display core of the graphics card is ATI X1250, integrated inside

128M video memory also supports shared video memory. The maximum shared video memory can be up to 128M. The display process of the graphics card is this

Similar: The CPU transfers the instructions and data related to drawing to the graphics card through the PCIE bus. GPU according to CPU requirements

To complete the image processing process and save the final image data in the video memory.

### Figure 16-1 Graphics card processing image display process

For the case of using independent video memory, since the video memory is inside the graphics card, the process becomes

The card can directly write the content to the video memory. For shared video memory, the process is a bit more complicated, the GPU will write

After the video memory address is told to the CPU, there will be two situations: 1. The video memory address is a PCI space address. CPU will put

The content is directly written to the PCIE bus, and PCIE performs another address conversion to the actual memory address, which is

Is the physical address; second, the memory address is the memory address. At this time, the CPU will directly write the content to the video memory in the memory position. Obviously, for the method of shared memory, the second scheme will be more efficient.

The following specifically describes how to implement the second way of sharing video memory in PMON Chinese. To expand our PCI Space, we use TLB mapping. In bonito.h of PMON, we define it like this:

It means that the 256M PCI space (0x10000000  $\sim$  0x20000000) is divided into two parts:

 $0x10000000 \sim 0x17ffffff$  is mem space,  $0x18000000 \sim 0x20000000$  is IO space. And mem space

The virtual address 0xd0000000 to the physical address 0x10000000 is converted by manually filling the TLB. in

In 3A-690e, if the memory is 2G, the PCI address of the video memory is actually 0x10000000, and the corresponding memory address is

0x18000000, if the memory is 1G, the PCI address of the video memory is actually 0x10000000, and the corresponding memory address is

0x78000000, this is also achieved through TLB mapping. The code for TLB mapping is as follows:

151

### Page 164

```
li t0, 15
        li t3, 0xf0000000 # entry hi, the starting address of the virtual address to be mapped
        li a0, 0x3f000000
        bleu msize, a0, 1f // judge whether the memory is 1G or 2G, if it is 1G, jump to 1 to execute
        li t4, 0x0000f000 // 2G situation, turn 0xf0000000 to 0xf0000000
        b 2f
                                          // jump to 2 to execute
        nop
1:
        li t4, 0x00007000 // 1G, turn 0xf0000000 to 0x70000000
2:
        .set mips64
        dsll t4, t4, 10
        .set mips3
        ori t4, t4, 0x1f
        li t5, (0x1000000 >> 6)
                                                             # 16M stride, a page is 16M
        li t6, 0x2000000
                                                             # VPN2 32M stride
        .set mips64
1:
        dmtc0 t3, COP_0_TLB_HI
                                                              // Fill in the TLB entry
        daddu t3, t3, t6
        dmtc0 t4, COP_0_TLB_LO0
        daddu t4, t4, t5
        dmtc0 t4, COP_0_TLB_LO1
        daddu t4, t4, t5
        .set mips3
        addiu t1, t0, 16
        mtc0 t1, COP_0_TLB_INDEX
                                                                   # 16MB page
```

nop

nop

152

Page 165

Godson 3A1000 Processor User Manual Part 2

nop

nop

nop

tlbwi

bnez t0, 1b

// Total mapping size 16 \* 16 = 256M

addiu t0, t0, -1

In this way, when the graphics card accesses the video memory, we can all use the address of 0xf8000000 as the starting address of the video memory.

In this way, it actually uses the upper part of the memory. This is the structure of ati\_nb\_cfg in rs690\_struct.c

Set in the body, set system\_memory\_tom\_lo to 0x1000M, which is 0x100000000, if the video memory is

128M, then the starting address is the address of 0x1000M-128M = 0xf8000000, and this address is what is said above

The virtual address of the video memory can be obtained according to the TLB mapping. At this point, the graphics card directly accesses the display

This is how deposit is achieved.

153